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ABSTRACT
Energy eciency has become a key performance metric for wireline high speed I/O interfaces.
Consequently, design of low power I/O interfaces has garnered large interest that has mostly
been focused on active power reduction techniques at peak data rate. In practice, most
systems exhibit a wide range of data transfer patterns. As a result, low energy per bit
operation at peak data rate does not necessarily translate to overall low energy operation.
Therefore, I/O interfaces that can scale their power consumption with data rate requirement
are desirable. Rapid on-o I/O interfaces have a potential to scale power with data rate
requirements without severely aecting either latency or the throughput of the I/O interface.
In this work, we explore circuit techniques for designing rapid on-o high speed wireline I/O
interfaces and digital fractional-N PLLs.
A burst-mode transmitter suitable for rapid on-o I/O interfaces is presented that achieves
6 ns turn-on time by utilizing a fast frequency settling ring oscillator in digital multiplying
delay-locked loop and a rapid on-o biasing scheme for current mode output driver. Fab-
ricated in 90 nm CMOS process, the prototype achieves 2.29mW/Gb/s energy eciency at
peak data rate of 8Gb/s. A 125X (8Gb/s to 64Mb/s) change in eective data rate results
in 67X (18.29mW to 0.27mW) change in transmitter power consumption corresponding to
only 2X (2.29mW/Gb/s to 4.24mW/Gb/s) degradation in energy eciency for 32-byte long
data bursts. We also present an analytical bit error rate (BER) computation technique for
this transmitter under rapid on-o operation, which uses MDLL settling measurement data
in conjunction with always-on transmitter measurements. This technique indicates that the
BER bathtub width for 10 12 BER is 0.65UI and 0.72UI during rapid on-o operation and
always-on operation, respectively.
Next, a pulse response estimation-based technique is proposed enabling burst-mode oper-
ii
ation for baud-rate sampling receivers that operate over high loss channels. Such receivers
typically employ discrete time equalization to combat inter-symbol interference. Implemen-
tation details are provided for a receiver chip, fabricated in 65nm CMOS technology, that
demonstrates ecacy of the proposed technique. A low complexity pulse response estima-
tion technique is also presented for low power receivers that do not employ discrete time
equalizers.
We also present techniques for implementation of highly digital fractional-N PLL employ-
ing a phase interpolator based fractional divider to improve the quantization noise shaping
properties of a 1-bit  frequency-to-digital converter. Fabricated in 65nm CMOS process,
the prototype calibration-free fractional-N Type-II PLL employs the proposed frequency-to-
digital converter in place of a high resolution time-to-digital converter and achieves 848 fsrms
integrated jitter (1 kHz-30MHz) and -101 dBc/Hz in-band phase noise while generating
5.054GHz output from 31.25MHz input.
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CHAPTER 1
INTRODUCTION
With the advent of Web2.0 and the age of Big Data, data bandwidth requirements have
seen an explosive growth. Computing systems that cater to this demand have also seen
great performance improvements over the years due to progress in semiconductor manufac-
turing process technologies and architecture design. While initial performance gains came
about due to increased clocking frequencies, more recently designers have resorted to par-
allelism for performance improvement. High performance computing systems such as data
centers and supercomputers rely on scores of processor chips processing data in parallel. A
similar trend of multi-core processing is also seen in desktop computers as well as mobile
devices. As a result, the performance of computing systems is increasingly being limited
by how fast the data can be transferred to and from the system, be it from a processor to
memory or from a processor to another processor/peripheral device. On the other hand,
energy eciency has also become a key concern, reected in power and cooling costs for
large scale computing systems and in battery-life for small scale systems such as hand-held
devices. Figure 1.1 shows the plot of aggregate I/O bandwidth of recently published high
performance microprocessors. The trend predicts that by year 2020, aggregate I/O band-
width requirement of microprocessors will exceed 1TB/s. For such bandwidth requirements,
power consumed by the I/O interfaces may account for 50% of the processor thermal design
power [1]. A similar increase in I/O bandwidth can also be expected for peripheral devices
such as storage and network interfaces. The need for low power I/O interfaces is equally
acute in power-constrained mobile computing platforms. Therefore, design of energy e-
cient I/O interfaces is important to sustain the growth in performance of modern computing
systems.
In this work, we explore system-level techniques for the design of energy ecient high
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Figure 1.1: Aggregate I/O bandwidth of recently published high performance
microprocessors.
speed I/O interfaces. These techniques exploit the varying data transfer bandwidth require-
ments at system level to save I/O interface power. To explain these system-level techniques
and proposed circuit implementations, this dissertation is organized as follows. Chapter 1
provides a brief overview of high speed wireline I/O interfaces used for chip-to-chip commu-
nication. Chapter 2 describes system-level energy eciency techniques and energy eciency
metrics. Implementation details of a rapid on-o transmitter chip are given in Chapter 3
and those of a burst-mode receiver are given in Chapter 4. A technique for estimation of
pulse response of a channel is described in Chapter 5. Chapter 6 discusses design of a high
digital fractional-N PLL and Chapter 7 provides the conclusion.
In this chapter we begin with a short overview of evolution of high speed I/O interfaces in
Section 1.1, followed by a description of I/O interface architectures in Section 1.2. I/O inter-
face performance metrics and active power reduction techniques are described in Section 1.3,
and Section 1.4 respectively.
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Figure 1.2: Basic I/O interface.
1.1 Evolution of High Speed I/O Interfaces
In its most basic form, shown in Fig. 1.2, a chip-to-chip I/O interface consists of a ip-
op on both transmitter and receiver sides. The interconnection between transmitter and
receiver is made using a channel such as a printed circuit board (PCB) trace or a copper
wire. The ip-ops on the transmitter and the receiver are clocked by TxCLK and RxCLK,
respectively. Suppose TxCLK and RxCLK have nominally the same frequency and the
dierence between their positive edge time instants is T. The timing skew, T, between
TxCLK and RxCLK is positive when TxCLK is delayed with respect to RxCLK. T is
also assumed to be bounded between 0:5TB. To ensure that the receiver samples the data
correctly, the following condition must be satised:
TB > T+ TTx,C-Q + TRx,SU + Tch  

Tch
TB

TB (1.1)
where TB is the period of RxCLK as well as bit period, TTx,C-Q is the clock to Q delay of
transmitter side ip-op, TRx,SU is the setup time of the receiver side ip-op, and Tch is
the time taken by the signal to travel from transmitter output to receiver input.
At multi-Gb/s data rate, the timing uncertainty T becomes a signicant fraction of bit
period TB. The distributed nature of the channel also comes into view at high data rates,
causing signal attenuation as well as reections. This necessitates using an appropriately
terminated output driver on the transmitter. On the receiver side, a termination as well
as sampling block that compares input signal with a reference voltage VREF is required, as
shown in Fig. 1.3. A deskew block is used to cancel the eect of static timing uncertainty
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Figure 1.4: I/O interface with equalization, clock generation and clock recovery.
T as well as channel delay Tch on sampling time instant.
At even higher data rate, dynamic changes in timing uncertainty, T, due to noise,
crosstalk, and environmental conditions cannot be ignored. Such dynamic timing uncer-
tainties are also called jitter. Figure 1.4 illustrates an I/O interface that uses a clock and
data recovery (CDR) block to track static as well as dynamic timing uncertainties. It also
shows that in practice, a clock multiplier (Tx CKGEN in Fig. 1.4) multiplies a low frequency
crystal reference clock frequency to generate the high frequency clock TxCLK. Similarly, a
low frequency reference clock RxREF may also be utilized by the CDR block. To combat
channel loss at high data rate, dierential signaling as well as transmitter equalizer (TxEQ)
and receiver equalizer (RxEQ) are used.
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1.2 High Speed I/O Interface Architectures
While many I/O interface architectures such as multi-drop bus-based [2], simultaneous bidi-
rectional [3], single ended signaling-based [4] exist, we limit our discussion to point-to-point
unidirectional dierential signaling-based I/O interfaces. Such interfaces are more robust
to channel non-idealities as well as crosstalk and therefore are commonly used at high data
rates. There are two main types of point-to-point I/O interface architectures:
 Forwarded clock architecture
 Embedded clock architecture
Details of these architectures are as follows.
1.2.1 Forwarded Clock Architecture
For I/O interfaces with many parallel lanes, an ecient way of tracking jitter is to send clock
signal from transmitter to the receiver. Forwarded clock architecture uses this principle to
improve jitter tracking. A simplied block diagram of an I/O interface with forwarded clock
architecture is shown in Fig. 1.5. For simplicity, a dierential signaling lane is shown as a
single lane in this gure. On the transmitter side, data is retimed in the RET block using
transmitter clock, TxCLK. In addition to data, clock is also sent to the receiver, shown as
FWDCLK in Fig. 1.5. On the receiver side, this clock is distributed to all the data lanes. The
receiver samples the data using samplers denoted as SAMP. CDR block along with De-skew
block varies the delay of RxCLK to provide the clock for the samplers. The HyperTransport
I/O interface [5] is an example of forwarded clock architecture.
1.2.2 Embedded Clock Architecture
For I/O interfaces with fewer or longer lanes, power overhead of sending clock from transmit-
ter to the receiver may become unacceptable. In such cases the receiver extracts the clock
information from the data input using the CDR block. A simplied block diagram of I/O
interface with embedded clock architecture is shown in Fig. 1.6. Unlike the transmitter in
5
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Figure 1.5: Simplied block diagram of I/O interface with forwarded clock architecture.
forwarded clock architecture, the transmitter in embedded clock architecture does not have
an extra clock forwarding lane. At the receiver, the input data is sampled using output of a
clock generator block (CLKGEN) that is controlled by the CDR block. A voltage controlled
oscillator (VCO) is often used as clock generator in embedded clock architecture interfaces.
The PCI Express I/O interface [6] is an example of embedded clock architecture.
1.3 I/O Interface Performance Metrics
Timing uncertainty, also called jitter, plays an important role in determining many perfor-
mance metrics of a high speed I/O interface. Jitter can be dened as deviation of data or
clock edge from ideal timing [7]. There are two main sources of jitter in an I/O interface.
First, random noise caused by circuit elements as well as limited bandwidth of circuits result
in jitter. Channel is the second main source of jitter due to its bandwidth limitations. With
this in mind, we next consider the performance metrics associated with I/O interfaces.
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1.3.1 Eye Diagram
To ensure transmitter performance and channel compliance an eye mask is specied at the
receiver input. The eye mask delineates the minimum area for the eye opening. An example
of transmitter eye mask is shown in Fig. 1.7. A larger eye opening implies better transmitter
performance.
1.3.2 Rx Bit Error Rate
There are two main methods of specifying the receiver (or I/O interface) bit error rate (BER)
performance as explained below:
BER Bathtub:
The BER bathtub is commonly used to characterize the BER performance of forwarded
clock receivers and I/O interfaces. It is a plot of BER as function of phase oset from
the center of the data eye. An example of BER bathtub characteristic is shown in
Fig. 1.8. A wider BER bathtub characteristic at a given BER is preferred.
Jitter Tolerance:
7
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Mask
Figure 1.7: An example of eye diagram with eye mask.
Jitter tolerance (JTOL) species the maximum amplitude of input sinusoidal jitter that
a CDR can tolerate to achieve a specic BER. JTOL is commonly used to characterize
embedded clock receivers. Figure 1.9 shows the JTOL mask specied for PCI express
3.0 [8].
1.3.3 Energy Eciency
Energy eciency of an I/O interface is the average energy spent per bit by the interface for
data transfer. It is also the ratio of power consumed by an I/O interface and its data rate.
It is expressed in pJ/b or mW/Gb/s. We will discuss this in more detail in Chapter 2.
Next, we look at various power reduction techniques used in I/O interfaces that improve
their energy eciency at peak data rate.
1.4 Active Power Reduction Techniques
The power consumed in high speed I/O interfaces can roughly be divided in two parts,
namely clocking power and signaling power. Clocking power consists of power consumed in
clock generation, transmitter re-timing as well as receiver CDR. On the other hand, signaling
power consists of power consumed by transmitter output drivers, transmitter and receiver
8
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equalizers as well as samplers.
Choices of process technology, data rate and channel characteristics play a crucial role
in determining the energy eciency of an I/O interface. It has been suggested that for a
given technology, data rate with 1UI = 4  FO4 delay is optimal for balancing clocking
power with data rate [9]. FO4 denotes the delay of a minimum size inverter that drives
a load consisting of four identical inverters in a process technology. Sub-rate transmitter
and receiver architectures that make use of lower clock frequency and time interleaving are
commonly used in high speed I/O interfaces to reduce clocking power (e.g. [10]). Most
I/O interfaces also share a single low jitter clock multiplier among multiple transmitter and
receiver lanes to amortize its power [10]. To further reduce clocking power, deskew circuitry
may also be shared among multiple receiver lanes in a forwarded clock I/O interface [11].
Low loss channels are also important for low power operation. A more lossy channel incurs
higher power penalty due to increased signaling power consumed in equalizers and transmit-
ter output drivers. For the state-of-the-art I/O interfaces with high loss channels with around
9
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Figure 1.9: PCI Express 3.0 jitter tolerance mask.
30 dB loss at Nyquist frequency, the power eciency is in the order of 20 pJ/bit [12]. On
the other hand, for low loss channel I/O interfaces with < 15 dB loss at Nyquist frequency,
the power eciency is typically less than 5 pJ/bit [1].
A highly sensitive receiver improves the active power eciency by a huge margin. As
described in [13], a sensitive receiver reduces transmitter swing requirements. This not only
reduces the transmitter signaling power, but also results in less loading on transmitter clock
path. Therefore a sensitive receiver can reduce both signaling power and clocking power of
the interface. Oset correction techniques can improve receiver sensitivity down to 8mVppd
for data rate as high as 6.25Gb/s [10]. In case of multi-lane parallel I/O interfaces, distri-
bution of a high frequency clock can also consume considerable power. Clock distribution
techniques such as resonant clock distribution [10] and injection locked clock distribution [14]
can result in signicant power savings. Further savings in clock distribution power can be
achieved by distributing a low frequency clock which is then locally multiplied for each
transceiver lane [15].
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Joint optimization of the transmitter as well as receiver power is also important in achiev-
ing better energy eciency. Receiver power consumption increases with improved input
sensitivity. On the other hand, transmitter power reduces with lower output swing require-
ment. Therefore, there exists a point where transmitter and receiver power consumption is
balanced resulting in the lowest energy eciency for the I/O interface [16].
The emphasis of these techniques is on improving the energy eciency of the high speed
I/O interfaces at the peak performance. In practice most of the systems under-utilize their
performance capability. Therefore it is benecial to make these systems more ecient for
the real world usage patterns. For example, many I/O interfaces cater to burst mode data
trac, as opposed to uniform data trac. So I/O interfaces that maintain their energy
eciency even under burst mode data trac would be desirable. By exploiting data transfer
patterns, system level techniques such as dynamic voltage and frequency scaling (DVFS) and
rapid on-o (ROO) can save substantial amount of power in I/O interfaces. These system
level techniques and their impact on energy eciency are studied in the next chapter.
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CHAPTER 2
SYSTEM-LEVEL TECHNIQUES FOR ENERGY
EFFICIENCY
The key to system level energy eciency improvement techniques is the observation that
most of the computing systems and networks rarely operate at their peak utilization lev-
els [17, 18]. Figure 2.1 shows the average utilization prole for server central processing units
(CPUs). It can be seen that most of the time CPUs operate in 10%-50% utilization region.
It would be reasonable to assume that the I/O utilization prole will also be similar. But
for a xed power I/O interface the energy per bit increases as average data rate reduces.
This is because the interface consumes the same amount of power to transfer data at lower
average data rate. To maintain energy eciency of the I/O interface, its power should also
scale with average data rate.
Dynamic voltage and frequency scaling (DVFS) and rapid on-o (ROO) are two main
techniques used to design energy ecient high speed I/O interfaces that consume power in
proportion to their performance, i.e. average data rate. In I/O interfaces utilizing DVFS,
the supply voltage and data rate are scaled based on the data rate requirement. For example,
supply voltage and data rate can be reduced when the link is handling less data. Similarly in
ROO I/O interfaces, the interface transfers the data at its peak data rate and turns o as soon
as transfer of the data is over. In this chapter we provide details of two system-level energy
eciency techniques, namely DVFS and ROO, as well as evaluate their eectiveness based
on various energy eciency metrics. After briey describing prior art in DVFS and ROO
I/O interface design in Section 2.1, we discuss their implementation issues in Section 2.2.
System level energy eciency metrics are dened in Section 2.3 and are evaluated for DVFS
and ROO I/O interfaces using queue-based models in Section 2.4.
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Figure 2.1: Average utilization prole of server CPUs [17].
2.1 Prior Art
2.1.1 DVFS I/O Interfaces
Following the use of DVFS in microprocessors and other digital systems on chip (SoCs), a
frequency scalable parallel I/O interface was proposed in [19]. In this implementation, a
ring oscillator is used to come up with an appropriate supply voltage for a given data rate
decided by input reference frequency FREF. The half-duplex forwarded clock parallel I/O
interface uses dual loop delay-locked loop (DLL) architecture for data recovery. The chip is
fabricated in 0:35m CMOS technology with maximum supply voltage of 3.3V. The supply
voltage range for the interface is from 1.3V to 3.2V while operating at a variable data rate
from 0.2Gb/s to 1Gb/s. The lower limit on supply voltage is due to the receiver samplers.
The DC-DC converter is also on-chip except for the lter inductor and capacitor.
The adaptive supply embedded clock serial link proposed in [20] can operate at a variable
data rate from 0.65Gb/s to 5Gb/s. This chip is fabricated in a 0:25m CMOS process with
13
Table 2.1: Power states in [22].
State Description
Exit Lat. Power (Norm.
@4.3Gb/s to Pactive)
P3 Synchronous Pause 0 15.2%
P2
Power down Tx/Rx front-
18.6 ns 5.7%
end, regulator, bias
P1 Power down CMU 241.9 ns 0.35%
maximum supply voltage of 2.5V. The link supply voltage can vary from 0.9V to 2.5V.
The DC-DC converter operates with 83%-94% eciency. The settling time of the DC-DC
converter for 99% accuracy is reported to be 80s.
A scalable I/O interface is also demonstrated in [21]. But this implementation does not
have an on-chip adaptive supply generator. The I/O interface can operate at a data rate from
5Gb/s to 15Gb/s with supply voltage varying from 1.05V to 0.68V. The chip is fabricated
in a 65 nm CMOS process.
2.1.2 ROO I/O Interfaces
The potential of fast transition low power states to improve energy eciency of an I/O
interface is utilized in [22]. A bidirectional asymmetric I/O interface is proposed which does
not require a PLL or a DLL on the slave side. Such asymmetric interfaces are typically
suitable for processor-memory interfaces. This design incorporates multiple power states
which are summarized in Table 2.1. Going from power state P3 to P1, progressively more
circuits are turned o for lower power at the cost of increased exit latency. This design is
fabricated in a 40 nm CMOS process and each link can operate at 4.3Gb/s data rate with
1.1V supply voltage.
In [23] only two modes are made available for the I/O interface. If the lowest power mode
has very low exit latency, all other power modes can be removed. This design achieves
very low exit latency by using a multiplying injection locked oscillator (MILO) for clock
generation. It eliminates the need for a slow clock multiplying phase-locked loop (PLL).
With the use of MILO, transition time from lowest power state to active state is brought
down to 8 ns. This bidirectional asymmetric interface is fabricated in a 40 nm CMOS process
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and can operate at 5.6Gb/s data rate. Use of staggered turn-on for bias circuits to reduce
power supply uctuations and use of current mode logic circuits to reduce power supply
induced jitter are also notable in this design.
A fast wake-up receiver operating at 10Gb/s which returns to active state within 5 ns for
a forwarded clock link is demonstrated in [11]. A combination of analog-to-digital converter
and digital-to-analog converter is used to save and restore the state of receiver phase rotator.
So far it has been assumed that the required data rate is known a priori. In practice an
I/O controller is used to schedule data transfer requests. I/O controller techniques such as
buering, scheduling, re-routing and dynamic bus width change can be used to improve I/O
interface performance. For example [24] shows that it is possible to save up to 45% power
in an interconnect network with 3.5% increase in latency even for moderately large exit
latencies. Energy aware I/O scheduling for memory access and in multiprocessor systems is
also an active area of research [24, 25, 26]. Discussion of such I/O controller techniques is
out of scope of this work.
2.2 DVFS and ROO Implementation Issues
A detailed discussion of trade-os involved in DVFS processor systems is given in [27]. Most
of the issues described therein are also applicable to I/O interfaces. In addition to requiring
extra area, DC-DC converters used to generate variable supply voltage have longer settling
time. Due to large transition time, the DVFS I/O interfaces cannot track fast data rate
requirement changes and lose power saving opportunities. The reduction in transition time
is accompanied by increased ripple on the supply voltage. This may result in increased power
supply induced jitter. DVFS I/O interfaces also need to wait for phase locking as and when
supply voltage changes.
As process technology scales down, the supply voltage values are getting closer to threshold
voltage values. Because of this, the possible supply voltage dynamic range and in turn the
frequency dynamic range for DVFS keeps reducing. Increased device variability also makes
it harder to design circuits which can operate reliably over a wide supply voltage range.
For all the shortcomings mentioned before, the biggest advantage of using DVFS is its
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potential to achieve super-linear power savings with reduced data rate as power roughly
scales with cube of supply voltage value.
On the other hand, ROO I/O interface can provide power savings with reduction in data
rate that scale linearly at best. Very low exit latency is critical for extracting power savings
from ROO I/O interfaces. As exit latency increases, the interface cannot be turned o for
a shorter amount of time resulting in loss of eciency. To achieve short exit latencies, the
jitter performance of the clock multiplier is sacriced. Therefore, the receiver needs to have
better jitter tolerance to avoid any detriment to performance.
Due to lack of complex power modes or additional supply voltage generators, the design of
ROO I/O interfaces can be optimized for its performance at a single data rate. In contrast
to DVFS I/O interfaces, a large decoupling capacitance on voltage supply improves the
performance of the ROO I/O interface by providing the power-on surge current with little
change in supply voltage.
We now dene and evaluate system level energy eciency metrics in the context of high
speed I/O interfaces.
2.3 Energy Eciency Metrics
Most of the complex electronic systems can be thought to operate in one of the following
modes [28]:
 Fixed throughput mode (FTM)
 Maximum throughput mode (MTM)
 Burst throughput mode (BTM)
Energy eciency metrics for each of the above modes of operation are discussed in [28].
These will be briey described below in the context of I/O interfaces.
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2.3.1 Fixed Throughput Mode
The systems operating in xed throughput mode (FTM) cannot utilize any excess through-
put available. Digital signal processing systems with xed input and output rate are ex-
amples of systems operating in FTM. Energy eciency for such systems can be dened
as
FTM =
Ptotal
Throughputxed
=
Pactive + Pidle
Throughputxed
(2.1)
It corresponds to the energy per bit metric used for I/O interfaces. Figure 2.2 shows the
plot of this metric for various types of I/O interfaces. For DVFS, the following assumptions
are used along with  power law model for MOSFET [29]:
fclk / (Vdd   Vth)

Vdd
Pd / V2ddfclk
 = 1
Vdd,max = 1V
Vth = 0:3V
2.3.2 Maximum Throughput Mode
As opposed to the systems operating in FTM, systems operating in maximum throughput
mode (MTM) always require maximum possible throughput. Multi-user workstations and
main-frame computers are examples of systems operating in MTM. Energy eciency for
such systems can be dened as energy-to-throughput ratio (ETR) given by
MTM =
Eactive
Throughputmax
=
Pactive
(Throughputmax)
2
(2.2)
This metric is also equivalent to the energy-delay product metric used to measure energy
eciency of digital circuits [20]. Note that MTM does not depend on average throughput of
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Figure 2.2: Energy eciency for xed throughput mode.
the system as system performance is optimized only for maximum throughput. Figure 2.3
shows the plot of this metric for various types of I/O interfaces. For DVFS the assumptions
are the same as those used for FTM energy eciency metric.
2.3.3 Burst Throughput Mode
The systems operating in burst throughput mode (BTM) are not continuously utilized. At
the same time these systems should also respond as fast as possible whenever a response is
expected from them. Most single user systems such as mobile devices and desktop computers
operate in burst mode. Energy eciency for such systems can be dened as burst energy-
to-throughput ratio (BETR) given by
BTM =
Eactive + Eidle
Throughputmax
=
Pactive + Pidle
Throughputavg
 1
Throughputmax
(2.3)
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Figure 2.3: Energy eciency for maximum throughput mode.
If  is the fraction of time spent idling and Pidle is power dissipated in idle mode, then the
eciency equation can be rewritten as
BTM = MTM +
Pidle
(Throughputmax)
2
(2.4)
For systems operating in BTM, very low energy should be spent while idling. Simultane-
ously such system should also have very good energy eciency in MTM. Figure 2.4 shows the
plot of this metric for various types of I/O interfaces. These conditions are indeed reected
by the metric.
The analysis so far assumes that the data arrives at constant rate and with a xed pattern
as illustrated in Fig. 2.5. It can be seen that DVFS interface has better energy eciency
metrics in most such cases for all the three operating modes. In practice, the data transfer
requests to the I/O interface may arrive at random time intervals. Energy eciency of the
I/O interface in such cases can be modeled using queues as described next.
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Figure 2.5: Fixed pattern for data transfer.
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Figure 2.6: Illustration of a queue.
2.4 Energy Eciency Modeling Using Queues
Use of queues to model communication networks is very common [30]. The simplest queue
consists of one server where customers arrive at random time intervals and are serviced with
randomly distributed service times. For our purpose, an I/O interface can be considered as
a server where data transfer requests arrive at random time intervals. The size of these data
requests can also be random which decides the service time for the I/O interface. If the I/O
interface is busy transferring data, the data transfer request joins the queue and waits for
its turn. For simplicity the queue is assumed to be of innite capacity and of rst in rst
out (FIFO) nature. This queue is illustrated in Fig. 2.6. Server utilization for such a queue
is dened by [30]
Utilization  =
Mean Arrival Rate ()
Mean Service Rate ()
(2.5)
2.4.1 Simulation Setup
To model the power consumption of the link, detailed block-wise break-up of power con-
sumption for a 6.25Gb/s link fabricated in 90 nm CMOS process as reported in [10] is used.
Appropriate power scaling is used to model power consumption for DVFS link. Exponen-
tial probability distribution functions are used for both inter-arrival time and service time
corresponding to an M/M/1 type of queue.
Considering the low voltage circuit limitations, the minimum operating frequency of DVFS
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I/O interface was constrained to:
Data Ratemin
Data Ratemax
=
1
5
(2.6)
For the ROO link following parameters were used:
Pidle = 0:01 Pactive (2.7)
Exit Latency =
10Mean Data Transfer Size
Data Ratemax
(2.8)
2.4.2 Results and Discussion
Various energy eciency metrics were calculated from the denitions given in Section 2.3.
In addition, we dene energy-delay product (EDP) for an I/O interface as:
EDP = Energy per bitMean waiting time (2.9)
This metric captures the latency behavior of the I/O interface under randomly distributed
data transfer requests. Another interesting point to note is when inter-arrival and service
times are constant, the EDP metric resembles BETR (BTM).
Energy per bit (FTM), ETR (MTM), BETR (BTM), and EDP metrics for always-on,
DVFS as well as ROO interfaces are plotted as function of link utilization in Fig. 2.7,
Fig. 2.8, Fig. 2.9, and Fig. 2.10, respectively. In the plots, for the curves labeled as DVFSEpB
and DVFSEDP, the DVFS data rate is chosen that results in minimum energy per bit and
minimum EDP respectively. It is seen that for the energy eciency metrics that measure
performance in terms of average energy consumption and average throughput, DVFS in-
terface optimized for low energy per bit operation provides most ecient operation over
a wide range of fractional I/O interface utilization. On the other hand, the EDP metric
that accounts for latency of the interface is very poor for DVFS I/O interface optimized
for energy per bit performance. Another observation is that due to limited scaling range of
DVFS I/O interface (assumed to be 5X in simulation), its energy eciency degrades a lot at
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Figure 2.7: Energy per bit for various links from M/M/1 queue simulation.
very low utilization levels. ROO interface, on the other hand, performs equally well for both
average energy eciency metrics as well as EDP metric provided it has low latency response
to data transfer requests. Therefore we may conclude that ROO interface is a better choice
for latency sensitive applications.
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CHAPTER 3
DESIGN OF A RAPID ON-OFF TRANSMITTER
As discussed in Chapter 2, it is desirable to scale the power consumption of an I/O interface
according to its data rate over a wide range of data transfer bandwidth requirements. DVFS
I/O interfaces [19, 20] and ROO I/O interfaces [22, 23] have been proposed to scale power
consumption based on data bandwidth requirement for energy ecient operation. While
DVFS I/O interfaces save power by scaling supply voltage with data rate, ROO I/O interfaces
make use of low power inactive states for saving power when the I/O interface is idle. How
quickly an I/O interface can respond to changes in data bandwidth requirements has great
inuence on the amount of energy that can be saved by using one of the above methods.
DVFS I/O interfaces have longer response time due to supply voltage regulators. On the
other hand, ROO I/O interfaces are more suitable to track rapid changes in data bandwidth
requirements. In many applications the data bandwidth requirements vary across a wide
range within very short time intervals. In such cases ROO I/O interfaces can provide more
energy savings compared to DVFS I/O interfaces.
In this chapter, we describe techniques for the design of an 8Gb/s transmitter with a fast
turn-on 4GHz clock multiplier [31] that can be used in a ROO I/O interface. The prototype
chip demonstrating these techniques is fabricated in 90 nm CMOS process. When operated
with 6 ns turn-on latency and 500mVppd swing, the transmitter energy eciency varies from
1:7mW/Gb/s to 2:7mW/Gb/s for average data rate varying from 8Gb/s to 64Mb/s. Under
the same conditions, the clock multiplier energy eciency varies from 0:5mW/Gb/s/lane
to 1:5mW/Gb/s/lane. The key enablers for this performance are (a) use of a multiplying
delay-locked loop (MDLL) as clock multiplier, (b) a fast frequency settling oscillator, and
(c) a rapid on-o biasing circuit.
This chapter is organized as follows. Expressions for energy per bit eciency metric of
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ROO I/O interfaces are derived in Section 3.1. Top level transmitter architecture and fast
turn-on clock multiplier architecture are described in Section 3.2 and Section 3.3, respec-
tively. Details of clock multiplier implementation and output driver implementation are given
in Section 3.4 and Section 3.5, respectively. Section 3.6 discusses the impact of supply and
temperature drift on transmitter performance. Measurement results are given in Section 3.7
followed by a description of analytical BER computation technique in Section 3.8.
3.1 Energy Eciency of ROO I/O Interfaces
We begin with detailed energy eciency modeling for ROO I/O interfaces. For simplicity
we use energy per bit as the energy eciency metric of interest. Under realistic workload
conditions, the peak data rate oered by I/O interfaces is not always fully utilized. Periods
of activity are interspersed with idle periods during which the I/O interface does not transfer
any data. During the idle period the power consumed by the interface degrades its energy
eciency. Figure 3.1 depicts how the energy eciency of an always-on interface degrades as
its utilization (measured as average data rate) goes below 100%. Behavior of an always-on
interface is illustrated in Fig. 3.2 using a hypothetical data transfer pattern. The always-
on interface wastes power during the idle time period shown as the shaded region in the
gure. An ideal on-o interface consumes power only when it is transferring data and does
not consume any power when there is no data transfer activity. But practical interface
circuitry cannot be turned on immediately when required. It requires some time to turn on
and to turn o. When idle periods are shorter, practical I/O interfaces cannot be turned o
without incurring performance penalty due to increased latency. Additionally, as illustrated
in Fig. 3.2, a practical interface consumes power not only while turning on and turning o
but also while it is not transferring any data. We denote power consumed by an interface
when it is not transferring any data as idle power, Pidle, whereas active power, Pactive, is the
power consumed by the interface when it is transferring data. The power consumed over and
above Pidle during the turn-on transient integrated over the turn-on duration is denoted as
turn-on transition energy, Etran,on. Similarly additional energy consumed during the turn-o
transition is denoted as turn-o transition energy, Etran,o. The total transition energy spent
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example data transfer activity.
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in each on-o transition of the interface is
Etran,tot = Etran,on + Etran,o (3.1)
Let Tlat,on and Tlat,o be the time taken by the interface to turn on and turn o respectively.
Then the total on-o latency (also called as exit latency) of the interface is given by
Tlat,on-o = Tlat,on + Tlat,o (3.2)
The total transition energy consumption is the result of power consumed by various circuit
blocks while they approach steady state operating point. To a rst order approximation,
Etran,tot is proportional to both active power (Pactive) of the interface as well as its total on-o
latency (Tlat,on-o), i.e.
Etran,tot / Tlat,on-oPactive
For a xed data transfer burst pattern shown in Fig. 3.3, the average power consumption of
an on-o interface is given by
Pavg =

Avg. Data Rate
Peak Data Rate

Pactive +
Etran,tot
Tburst
+

1  Avg. Data Rate
Peak Data Rate

Pidle (3.3)
where
Avg. Data Rate =
Ton
Tburst
 Peak Data Rate (3.4)
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If we assume
Etran,tot  Tlat,on-oPactive
then
Pavg =

Avg. Data Rate
Peak Data Rate

Pactive +

Tlat,on-o
Tburst

Pactive +

1  Avg. Data Rate
Peak Data Rate

Pidle
=

Ton + Tlat,on-o
Tburst

Pactive +

Tburst   Ton
Tburst

Pidle (3.5)
The energy per bit (EpB) for such an interface is given by
EpBtot =

1 +
Tlat,on-o
Ton

EpBactive +

Tburst
Ton
  1

EpBidle (3.6)
where
EpBactive =
Pactive
Peak Data Rate
EpBidle =
Pidle
Peak Data Rate
From Eq. 3.5, it can be seen that the average power consumption of an on-o interface
can be scaled with its on time Ton. It is also aected by on-o latency of the interface
and its idle state power consumption. Figure 3.4 and Fig. 3.5 depict the energy per bit of
an on-o interface for varying idle power (Pidle) and varying total on-o latency (Tlat,on-o)
respectively, in Eq. 3.6. It can be seen that compared to an always-on interface, on-o
interface oers linear power scaling and constant energy per bit across a range of average
data rates. It can also be observed that the increase in Tlat,on-o or Pidle reduces the energy
eciency of the interface. This degraded energy eciency is especially prominent for very
low average data rate.
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Figure 3.4: On-o link energy eciency for varying idle power Pidle.
Norm. Avg. Data Rate
0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1
N
or
m
. E
ne
rg
y 
pe
r B
it
0
0.5
1
1.5
2
2.5
3
3.5
4
4.5
5
Increasing
Tlat,on-off
Always-On
Pidle = 0.01×Pactive
Ideal On-Off
Figure 3.5: On-o link energy eciency for varying total on-o latency Tlat,on-o.
31
3.2 Transmitter Architecture
Clearly, the eectiveness of the on-o interface is limited by nite turn-on latency. Con-
ventional I/O interfaces have longer turn-on time, caused mainly by a slow settling clock
generator which is typically implemented using a PLL [22]. Due to its limited bandwidth,
a typical PLL has a turn-on time of tens of reference periods at best. Another reason for
longer turn-on time is slow settling bias circuitry. To circumvent these issues, work presented
in [22] trades o the idle state power saving with link turn-on time using multiple low power
states. These multiple low power states are realized by selectively turning o some or all of
the constituent circuit blocks during idle time. Rapid on-o transceivers seek to eliminate
this trade-o by achieving very short transition time from complete power-o-state. This
approach greatly simplies the interface operation while still allowing energy ecient oper-
ation across wide range of data transfer requirements. The present work proposes circuit
techniques that can be used to realize a rapid on-o transmitter with a fast turn-on clock
multiplier for a rapid on-o interface.
The proposed transmitter architecture is shown in Fig. 3.6. A digital multiplying delay-
locked loop (MDLL), used as fast locking clock multiplier, generates 4GHz clock output
MCK from 500MHz input reference (REF). Power down signals PDNB and PDNBTX are
used to turn o the MDLL and output driver, respectively. A 2:1 serializer (SER) combines
two 4Gb/s data inputs (DODD;DEVEN) to create three, 8Gb/s inputs (D-1;D0; and D1) for
a CML output driver with 3-tap feed-forward equalization (FFE). The current source bias
voltage (VB) for the CML output driver is obtained using a rapid on-o bias (ROOB) circuit.
ROOB circuit overcomes the trade-o between power consumption and area of conventional
biasing circuits and its implementation details are discussed in Section 3.5.3.
3.3 MDLL Architecture
Clock multiplier is an important part of a transmitter and has a profound eect on the
transmitter performance. It is required to generate a clean high frequency clock with which
the transmitter retimes the output data. A phase-locked loop (PLL) based clock multiplier
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Figure 3.6: Block diagram of the proposed rapid on-o transmitter.
is commonly used in high speed link designs. In case of a ROO transmitter, the clock
multiplier is required to stop the clock generation and restart it rapidly without any loss in
jitter performance. Considerations of stability put a limit on PLL bandwidth and therefore
result in slow phase acquisition of PLL when it restarts. Conventional PLLs have settling
time of the order of around 100TREF, where TREF is the reference clock period [32, 22]. Fast
lock acquisition techniques for PLL such as gear-shifting [33] and bandwidth adaptation [34]
have been explored before and can reduce the PLL acquisition time to the order of 10's of
TREF at the expense of added complexity. More importantly these studies do not explore the
power cycling behavior of the PLL circuitry and its eect on lock acquisition. Additionally
these methods do not assume any a priori information about the input reference frequency
before the beginning of lock acquisition. Multiplying injection locked oscillators (MILOs)
are shown to have much shorter acquisition time (< 10TREF) and have been used in fast-
hopping frequency synthesizers [35]. In [23], a MILO-based clock multiplier is demonstrated
to turn-on within 6 reference cycles while being power cycled. A xed reference frequency
is assumed in [23], whereas the work in [36] extends the use of fast-locking MILO technique
for wide range of input reference frequencies.
While PLLs suer from slow phase acquisition, it is relatively easy to achieve low reference
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spurs and hence low pattern jitter on clocks generated using PLLs. On the other hand,
there exists a trade-o between acquisition time and output reference spurs for MILO [35].
Therefore faster settling time for MILO typically results in larger pattern jitter on the
output clock. To nd an optimal alternative to either PLL or MILO, it is useful to revisit
the reason for slower phase acquisition of conventional PLLs. The slower phase acquisition
of conventional PLLs is a result of two important factors : (a) initial frequency relationship
between the reference input and the PLL oscillator is considered unknown, (b) initial phase
relationship between reference input and PLL oscillator is considered unknown. Any error
in initial condition when PLL starts up, results in settling transients in the loop which
are governed by the loop bandwidth. Interestingly, the work in [37] demonstrates much
faster turn-on time, albeit for a xed duty cycle ratio, for a PLL where oscillator frequency
is matched to reference frequency after initial locking and stays the same for burst mode
operation. A xed phase relationship between reference clock and PLL output is maintained
indirectly unlike the direct comparison that occurs in conventional PLLs.
In this work, we utilize multiplying delay-locked loop (MDLL) as a fast-locking clock
multiplier for ROO transmitter. MDLL has previously been proposed as an alternative to
PLL for clock multiplication [38]. Figure 3.7 shows the block diagram of a typical MDLL.
It consists of a multiplexed ring oscillator in which the ring oscillator loop can be broken
using a multiplexer to pass a reference signal instead. The select signal for the multiplexer
is generated by select pulse generation (SELG) block. A loop formed by phase detector
(PD), charge pump (CP), and loop lter (LF) generates control voltage, VCTRL, for the mul-
tiplexed ring oscillator. MDLLs enjoy many advantages over PLLs such as reduced phase
noise accumulation and low power supply sensitivity [39]. These advantages are derived by
selectively replacing oscillator edge with the reference edge which resets the oscillator phase
every reference clock cycle. Oscillator phase reset caused by this selective edge replacement
can be used to establish a xed phase relationship between oscillator phase and reference
input, thereby alleviating slow phase settling transients common in conventional PLLs. Fre-
quency locking on the other hand can be achieved by using a slower initial settling transient
to establish a correct value of VCTRL. If this VCTRL can be maintained for subsequent power
cycling operations, instantaneous locking can be achieved when MDLL turns back on.
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To illustrate the fast locking using MDLL, consider the timing diagrams shown in Fig. 3.8.
Initial slow locking transient establishes the oscillator control voltage VCTRL such that
NTOSC = TREF, where N is the frequency multiplication factor and TOSC is oscillator time
period. The SELG block generates SEL signal once every reference cycle to pass the positive
edge of the reference to the ring oscillator. In the absence of reference edge, the SELG block
waits for positive edge on the reference (REF). As the ring oscillator loop is broken in this
condition, the oscillator output OUT stops oscillating and remains at a xed voltage level.
The MDLL can be considered o under these circumstances. As soon as positive edge on
REF arrives, it is propagated through the ring oscillator delay chain and the SELG block
acts to close the ring oscillator loop. If the ring oscillator frequency is restored to exactly
the same level where it was during steady state operation, the MDLL achieves instantaneous
phase lock after the REF edge. Restoring both phase and frequency of the ring oscillator
to known conditions when the MDLL turns back on contributes to its instantaneous phase
locking.
Using MDLL as a fast-locking clock multiplier decouples the jitter performance of the clock
generator from its turn-on time. It can potentially maintain very good jitter performance
as well as short turn-on time without any additional steady state power penalty. As will be
seen later, the turn-on time of a MDLL can be made equal to the frequency settling time of
the multiplexed ring oscillator.
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Figure 3.8: Illustration of MDLL on-o behavior using timing diagram.
From the previous discussion it is clear that maintaining frequency information during the
o time is important for fast phase-locking of a MDLL. In a conventional analog MDLL [38]
(Fig. 3.9) this information is stored on loop lter capacitor, CLF, in the form of control
voltage VCTRL. Any leakage on CLF leads to loss of frequency locking information due to
change in VCTRL when MDLL is o. This results in increased turn-on time for the analog
MDLL as its frequency acquisition is governed by a slow feedback loop. An alternate highly
digital implementation of MDLL [40, 39] is shown in Fig. 3.10. In this architecture the
feedback loop is formed by time-to-digital converter (TDC), digital accumulator (ACC),
digital delta-sigma converter, digital-to-analog converter (DAC), and low pass lter (LPF).
The frequency locking information is available in digital format at the output of ACC, which
is then converted into analog voltage using DAC and LPF. Settling time required for the
LPF limits the turn-on time of this digital MDLL architecture. The use of digital delta-
sigma converter and DAC allows much ner frequency resolution of the oscillator while the
LPF is necessary to lter the high frequency quantization error shaped by the delta-sigma
modulator. Due to their limited jitter accumulation, MDLLs can operate with coarser
frequency resolution as compared to PLLs. In such case, use of Nyquist-rate DAC with
limited resolution is preferred for fast turn-on MDLL over a combination of delta-sigma
modulator, DAC and LPF.
The proposed fast turn-on MDLL architecture is shown in Fig. 3.11. In this digital MDLL
architecture, a digitally controlled multiplexed ring oscillator (DXRO) replaces the combina-
tion of delta-sigma modulator, DAC, LPF, and multiplexed ring oscillator from the highly
digital MDLL architecture shown in Fig. 3.10. Use of DXRO not only results in faster
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Figure 3.10: Block diagram of a conventional digital MDLL.
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Figure 3.11: Block diagram of the proposed MDLL architecture.
turn-on but also obviates any need for external biasing circuitry. In the proposed MDLL a
500MHz reference clock (REF) is multiplied by a factor of 8 to generate a 4GHz output clock
(OUT). A power-down signal (PDNB) is used to gate the REF input when MDLL needs to
be turned o. It should be noted that the PDNB signal needs to be retimed with respect
to the REF input to avoid any glitches on the gated reference clock, REFG. SELG block
generates select pulses for DXRO multiplexer using appropriate logic. A D ip-op (DFF)
is used as a bang-bang phase detector for the DXRO tuning loop [39]. The output of DFF is
decimated by a factor of 8 using a majority voting block (MV). The early/late outputs from
the MV block are fed into an 11-bit digital accumulator (ACC). The ACC block is clocked
at much lower frequency of 62:5MHz which is generated by dividing the reference frequency
by 8. This reduces the power consumed in the ACC block at the expense of slower frequency
acquisition of the DXRO tuning loop. The 11-bit output of ACC is further truncated by 3
LSBs to reduce the steady state dithering of the ACC output and the resulting output jitter.
An 8-bit digital input to the DXRO tunes its frequency to 8FREF. To ensure locking of the
MDLL, the DXRO is always started from its highest oscillation frequency.
To illustrate the rapid on-o operation using proposed architecture, simulated waveforms
for important signals are shown in Fig. 3.12. As shown, the digital control word for frequency
tuning is set during the initial frequency acquisition. After the slow initial settling, the
subsequent on-o operations can happen very rapidly with gating of the input reference clock.
Figure 3.13 shows the simulated waveforms during the MDLL turn-on transient. When the
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Figure 3.12: Simulated transient waveforms for proposed MDLL architecture.
PDNB signal is pulled high to remove the reference clock gating, the high frequency clock
appears at the MDLL output. From the gure, it is clear that there is a settling transient
associated with the output waveform. This transient is mainly decided by frequency settling
performance of the DXRO. The simulated MDLL turn-o transient waveforms are shown in
Fig. 3.14. It should be noted that the MDLL output waveform turn-o is synchronized to
the gated reference input by design and therefore avoids any spurious glitches while turning
o.
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Figure 3.13: Simulated MDLL turn-on transient waveforms.
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Figure 3.14: Simulated MDLL turn-o transient waveforms.
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3.4 MDLL Implementation
3.4.1 Digitally Controlled Multiplexed Ring Oscillator (DXRO)
A digitally controlled oscillator (DCO) used in the fast-locking MDLL design is required
to meet three key requirements: (a) fast frequency settling, (b) output state retention in
o-state, and (c) no static power consumption in o-state. Although CML-based delay cells
provide better power supply rejection and have been used before for fast turn-on oscilla-
tors [23], they suer from higher power consumption as well as increased phase noise due
to low swing operation. Additionally, CML-based delay stages require separate fast turn-on
biasing and cannot retain the logic state in the o-state. Pseudo-dierential CMOS inverter-
based delay stages, however, provide larger output swing and better steady state phase noise
performance; therefore, they are commonly used in ring oscillators. CMOS inverter-based
delay cells can also maintain the logic state while consuming only device leakage power in
the absence of input transitions. In view of these advantages, pseudo-dierential CMOS
inverter-based delay cells are selected for DXRO implementation.
A common method for digital control of frequency is by current starving the ring oscillator
delay cells as shown in Fig. 3.15. In Fig. 3.15(a), a voltage-mode DAC is used to generate
analog voltage VDAC, which in turn controls current through transistor MP. When MDLL
is o and the ring oscillator delay cells consume no current, MP goes in the deep triode
region while VCTRL node approaches the supply voltage VDD. When MDLL turns back
on, the delay cells start drawing current and VCTRL starts going low. Due to the large
drain to gate parasitic coupling capacitor, CC, of MP in the triode region, any disturbance
on VCTRL disturbs VDAC as well. A similar behavior is observed in case of current starved
DCO, controlled using current-mode DAC, as shown in Fig. 3.15(b). In this case, bias
voltage VB is disturbed when MDLL turns on. Figure 3.15(c) shows representative voltage
waveforms for current starved oscillators illustrating the increased settling time due to the
disturbance on VDAC / VB nodes. To minimize this disturbance, the output impedance of
voltage-mode DAC in Fig. 3.15(a) or the bias generator (BIASGEN) in Fig. 3.15(b) needs
to be very low. Ensuring low output impedance for these blocks results either in increased
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Figure 3.15: (a) Voltage controlled, and (b) current controlled current starved oscillators
with (c) illustrative voltage settling waveforms.
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power consumption or in use of large decoupling capacitance which may have to be external.
In addition to the above mentioned drawback, the current starved oscillator also consumes
current in the o-state in either the always-on DAC or the always-on BIASGEN circuit.
The DCO proposed in [41] avoids use of an explicit DAC by varying the strength of delay
cells to achieve digital control of frequency. This DCO architecture can exhibit very fast
frequency settling behavior as it does not rely on an external analog bias or control voltage.
But, to achieve high frequency resolution, this architecture uses a large number of delay cells
that act as additional capacitive load increasing the power consumption at high oscillation
frequencies. Another DCO architecture proposed in [42] makes use of digitally controlled
resistor in the delay cell supply path to control the frequency of the DCO. The digitally
controlled resistor does not require any analog bias voltage and hence can result in very
fast DCO frequency settling. Additionally, its simple structure makes it amenable for power
ecient high frequency operation in the MDLL loop. Therefore this architecture is chosen
to implement the DXRO for the fast turn-on MDLL.
Figure 3.16 shows the top level schematic diagram of the DXRO used in the fast turn-on
MDLL. DXRO consists of four pseudo-dierential CMOS inverter-based delay stages. An
even number of stages are chosen so as to generate quadrature output phases, although
only in-phase clocks are used in the transmitter. Two out of four delay stages, denoted
as variable delay stages in Fig. 3.16, are connected to a variable supply generated using
PMOS and NMOS transistor based resistor-mode DACs (RDACs). Delay of the variable
delay stages can be tuned using variable supply voltages VCP, and VCN, which in turn
are controlled by RDAC control word DCTRL. Use of both PMOS transistor based RDAC
(P-RDAC) and NMOS transistor based RDAC (N-RDAC) ensures that the common mode
output of the variable delay stage is approximately VDD=2, obviating the need for explicit
level shifting buers. Avoiding level shifting buers not only saves power but also removes
any turn-on time associated with the conventional capacitively coupled level shifting buers.
A swing restore stage operating with VDD supply restores the output swing to rail-to-rail
levels.
The circuit diagram of the variable delay stage is shown in Fig. 3.17(a). It uses feed-
forward resistors (RF) to achieve pseudo-dierential operation. Digitally controlled MOS
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Figure 3.16: Top level schematic diagram of digitally controlled multiplexed ring oscillator
(DXRO).
capacitors are used for coarse frequency tuning across process corners with manually tuned
2-bit digital code DCOARSE. The ne frequency tuning is done by varying the supply voltages
VCP, and VCN using P-RDAC and N-RDAC. Figure 3.17(b) shows the circuit diagram of the
swing restore stage. The weak strength back-to-back connected inverters provide pseudo-
dierential operation as well as rudimentary duty cycle correction of the input waveform
generated by the variable delay stages. DXRO delay stages as well as multiplexers utilize
low-Vt devices for high frequency operation.
To minimize the reference spurs at the MDLL output, it is important to match the shape
of both reference as well as oscillator waveforms that go to the input multiplexer. It is
also necessary to reduce the disturbance to the oscillator due to reference edge selection.
Figure 3.18 depicts the block diagram at the multiplexer input of the DXRO. An identical
swing restore stage is used to pass the reference edge to the input multiplexer. The use of
swing restore stage not only matches the reference waveform to oscillator waveform but also
avoids any disturbance to variable delay stage supply voltages as the swing restore stage is
connected to VDD supply. Input multiplexer is implemented using transmission gates due
to their amenability to high frequency operation without consuming voltage headroom of
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Figure 3.17: (a) Variable delay stage circuit diagram, and (b) swing restore stage circuit
diagram.
the delay stages. Use of transmission gate multiplexer also results in the oscillator output
(MCKIP, MCKIN) being loaded dierently when reference edge is being passed through the
multiplexer. To ensure equal loading on the oscillator output all the time, a multiplexer
driven with complementary select input is used to connect the oscillator output to a dummy
delay cell when reference edge is selected in the multiplexer.
The RDACs used for frequency tuning of the DXRO inuence many important MDLL
performance metrics such as frequency tuning loop dynamics, frequency tuning range, output
jitter due to frequency or, equivalently, period quantization error in addition to the frequency
settling time of the DXRO. It can be shown that the deterministic jitter due to period
quantization error, TQ, is given by
TDJQ,p-p = N TQ (3.7)
For an RDAC-based tuning, the DXRO period is approximately given by
TDXRO  TDXRO,min + kRRDAC (3.8)
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Figure 3.18: DXRO input multiplexer arrangement for matching shape of reference and
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where k is a constant of proportionality decided by delay cell circuit parameters and supply
voltage, and RRDAC is the RDAC resistance. Therefore, the period quantization error is
proportional to RDAC resistance step size. The minimum and maximum values of RDAC
resistance also decide the ne frequency tuning range of the DXRO. Recall that coarse
frequency tuning is achieved by a 2-bit capacitor array at the output of the variable delay cell
of DXRO. A linear RDAC resistance characteristic with input code is preferred to maintain
DXRO deterministic jitter due to quantization error. The MOS transistor resistance in deep
triode region is given by
Ron =
1
Cox
 
W
L

(VDD   Vt)
(3.9)
As Ron is inversely proportional to transistor width, a parallel combination of identical MOS
transistors results in 1/x resistance characteristic. In [43, 42] a series-parallel combination
of MOS transistors is used to achieve linear RDAC resistance characteristic. Use of series
connection of MOS resistors entails wider devices and increases area. Figure 3.19 shows the
circuit diagrams for PMOS and NMOS transistor based RDACs used in this implementation.
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Figure 3.19: (a) PMOS transistor based RDAC, (b) NMOS transistor based RDAC.
As depicted, a parallel MOS combination is used in RDACs to save area. To obtain linear re-
sistance characteristic, the parallel devices are divided in banks with dierent unit elements.
The devices in each bank are identically sized to closely match a linear RDAC transfer char-
acteristic in a narrow code-range. A linear RDAC transfer characteristic over all the codes
is obtained by combining piece-wise linear characteristics of individual banks. Thermometer
coding is utilized to ensure monotonicity even in the presence of mismatch between unit
resistors. The RDAC resistance is equally divided between P-RDAC and N-RDAC. Duty
cycle error that can be caused by the mismatch between P-RDAC and N-RDAC resistance
values can be corrected by the swing restore stage that follows the variable delay stage.
Both P-RDAC and N-RDAC are designed to provide resistance values going from 1:2 k
 to
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20
 under typical conditions. To maintain linear period characteristic of the DXRO across
this wide range of resistance values, a smaller resistance step size is required at low resistance
values. Figure 3.20 shows the simulated resistance characteristic for P-RDAC. As can be
seen in Fig. 3.20, the slope of the resistance characteristic is dierent at very low resistance
values compared to high resistance values. The DXRO period as a function of input digital
code of the RDAC is shown in Fig. 3.21. Under typical operating conditions the simulated
period resolution of the DXRO is seen to be less than 300 fs. This quantization error would
result in worst case peak to peak jitter of 2:4 ps. From Fig. 3.21, the simulated frequency
tuning range of the DXRO is observed to be from 3:78GHz to 4:34GHz, for a single coarse
control code. Simulations also indicate that the overall frequency tuning range, obtained by
utilizing coarse tuning code (DCOARSE), is from 3GHz to 4:72GHz under typical conditions.
The RDAC resistance also plays an important role in deciding the frequency settling time
of the DXRO. Figure 3.22 illustrates the poles associated with DXRO frequency settling. The
simulated transient settling waveforms for the DXRO turn-on event are shown in Fig. 3.23.
When DXRO is turned o, the voltages on nodes VCP and VCN reach the supply and the
ground voltages respectively. When DXRO is turned on by the reference edge, the DXRO
starts oscillating at higher frequency due to higher voltage dierence between VCP and VCN.
With DXRO oscillations, VCP and VCN nodes start settling with time constants given by
P = RRDAC,PCPAR,P (3.10)
N = RRDAC,NCPAR,N (3.11)
where RRDAC,P and RRDAC,N are resistances of P-RDAC and N-RDAC respectively, while
CPAR,P and CPAR,N are parasitic capacitances on nodes VCP and VCN respectively. The
initial faster DXRO oscillations result in input multiplexer select signal, SEL, going high
earlier than its ideal location. Consequently the DXRO waits longer for reference input edge.
Due to lack of transitions while waiting for the reference edge, DXRO current consumption
reduces. As seen from the zoomed-in part of Fig. 3.23, the VCP node voltage climbs up
and VCN node voltage goes down while the DXRO is waiting for reference edges. Longer
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DXRO waiting time results in larger disturbance on VCP and VCN node voltages and further
increases the settling time of VCP and VCN. On the other hand, faster initial settling on
VCP and VNP results in smaller waiting time for DXRO and smaller disturbance on VCP and
VCN. From this discussion, it can be concluded that for faster DXRO frequency settling, it
is desirable to have
P; N < TREF (3.12)
From Fig. 3.23, it can be seen that both P and N satisfy the above condition under typical
conditions. The slower settling of the VCP node compared to the VCN node can be attributed
to larger CPAR,P. Though layout routing parasitics are roughly the same on both VCP and
VCN nodes, the larger size of PMOS devices connected to VCP compared to NMOS devices
connected to VCN results in larger junction capacitance on VCP node. It should be noted
that RRDAC,P and RRDAC,N are maintained at roughly the same values to keep the output
swing of the variable delay stages symmetric around VDD/2.
3.4.2 Select Logic
The DXRO multiplexer select signal, SEL, has signicant impact on MDLL performance.
The timing of the SEL signal is critical in ensuring that the reference clock edge is propagated
to the DXRO correctly. Sharp rise and fall times for the SEL signal are crucial to main-
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Figure 3.25: Select signal generation logic waveforms.
tain the reference clock waveform shape that is propagated to the DXRO. The select logic
implementation is similar to [38] which consists of a divider and a select pulse generation
block as shown in Fig. 3.24. Ripple counter conguration is used for the divide-by-8 block.
Its outputs are then combined and retimed to generate a divider pulse every 8 DXRO clock
cycles. Logic waveforms illustrating the operation of select signal generator block, SELG,
are shown in Fig. 3.25. The select signal SELP is pulled to logic HIGH when the DXRO
clock MCKIP goes to logic LOW if the divider pulse signal LAST is logic HIGH. SELP is
pulled to logic LOW when both the reference clock REFGP and DXRO clock MCKIP go to
logic HIGH. A delayed reference clock signal REFGP DELB is used to improve frequency
acquisition in case DXRO frequency falls below 8-times the reference frequency. It has no
eect on MDLL performance during normal operation. To satisfy stringent timing require-
ments, the dynamic CMOS logic circuit scheme shown in Fig. 3.26 is used for generating
the SELP / SELN signals. The back-to-back connected inverters ensure symmetric rise-fall
time for both SELP and SELN signals. Additionally, the back-to-back connected inverters
maintain the output logic state when MDLL is in o-state.
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3.5 Output Driver Design and Implementation
Figure 3.27 shows the top level block diagram of the output driver. A half rate architec-
ture [44] with a 3-tap 2:1 serializer and a segmented CML output driver is used. In this work,
use of CML output driver is preferred over a low swing voltage mode output driver. Use of
low swing voltage mode output driver entails additional supply regulator based impedance
control loop [10] for its output driver and pre-driver. This increases the complexity for rapid
on-o operation. On the other hand, CML output driver utilizes passive terminations and
does not need additional supply regulators for impedance control. The eciency benets of
the voltage mode drivers are also diminished when additional pre-driver overhead and pre-
emphasis is considered [21]. A ROOB circuit provides the bias voltage (VB) for the CML
output driver tail current sources. The ROOB circuit turns o the CML output driver when
the transmitter is inactive and rapidly turns it back on when the transmitter is required to
be active. The 3-tap 2:1 serializer multiplexes two 4Gb/s bit-streams (DODD, DEVEN) using
the 4GHz MDLL output clock MCK to generate pre-cursor (D-1), main cursor (D0), and
post-cursor (D1) data outputs at 8Gb/s. The implementation details of CML output driver
and ROOB block are described in the following sub-sections.
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Figure 3.27: Top level block diagram of the 3-tap output driver.
3.5.1 CML Output Driver
The power dissipation of the CML output driver is split between the nal output driver
stage and the pre-driver stage. While the power consumption of the nal stage can be
scaled with output swing requirement, pre-driver stage power consumption cannot be easily
scaled. Segmentation provides a way to coarsely scale pre-driver power consumption with
output swing requirement by turning on only a required number of segments while the other
segments are turned o. In this work, the main tap is connected to 4 segments while the
pre-cursor and post-cursor taps are connected to 1 and 2 segments, respectively. The 2-bit
tail current source in each segment can be used to set FFE coecient and / or to control
output swing of the output driver.
The circuit diagram of a unit segment is shown in Fig. 3.28. It consists of a CMOS to
CML converter [45] that increases the common mode level of CMOS inputs coming from the
2:1 serializer and drives the CML pre-driver stage. To turn o the segment, the input to the
CMOS to CML converter is gated such that both its inputs are at logic LOW level and ENB
is pulled to logic HIGH level. This cuts o the current steering devices of the output driver
55
VB
ENB
VB
EN[3:0]
Pre-Driver O/P DriverCMOS to CML Converter
From 
Serializer
D DBQB Q
IP IM
OM OP
IP IM
OPOM
6IB 4x 8IB
Figure 3.28: Unit segment of the CML output driver.
stage. The tail current sources of the output driver stage are also turned o by applying
logic LOW input to EN[3:0].
3.5.2 2:1 Serializer
The 2:1 multiplexers used for serializing the data are very critical for the inter-symbol inter-
ference (ISI) performance of the transmitter. In the present implementation, two dynamic
CMOS logic based 2:1 multiplexer circuits [15] are used in pseudo-dierential manner to
generate full-rate output as shown in Fig. 3.29. This multiplexer circuit provides good isola-
tion between both even and odd data inputs as well as the output while avoiding excessive
power consumption. To ensure appropriate logic levels for multiplexer inputs for avoiding
oating nodes when the multiplexer is turned o, gating logic as depicted in Fig. 3.29 is
implemented. Half rate complementary clock inputs CLK and CLKB are gated using an
active low GATEB signal to generate gated clock outputs GCLKB and GCLK respectively.
In addition to gating data signals (DODD, and DEVEN) with GATEB signal, the data gating
logic also uses SIGN input to apply appropriate polarity for the data signals required for
3-tap FFE. It should be noted that while gating logic maintains the complementary nature
of its outputs during normal operation, all the outputs are pulled to logic high during o
operation. This gating logic can be used not only during rapid on-o operation of the trans-
mitter but also to selectively turn-o either one or both of pre-cursor and post-cursor taps
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Figure 3.29: 2:1 serializer gating scheme and circuit diagram.
based on channel characteristic.
3.5.3 Rapid On-O Biasing Scheme
The amplitude settling of the CML output driver mainly depends on its tail current source
bias voltage settling during on-o operation. The conventional diode-connected MOS tran-
sistor based circuit used for current source biasing is shown in Fig. 3.30(a). If bias current IB
is cut o when transmitter is o, the turn on settling time of the bias voltage node VB is pro-
portional to CB=gMNB , where gMNB is the transconductance of the diode-connected transistor
MNB. To achieve faster settling, we either need to increase the bias current IB or decrease
decoupling capacitance CB. Increasing IB results in an increased power consumption. On
the other hand, CB helps in mitigating eects such as coupling from other stray signals and
ISI due to coupling between tail node voltage variations of CML stages and bias voltage
node VB. Therefore reduction in CB adversely aects output signal integrity.
To overcome this problem, we propose a calibrated ROOB circuit that provides an addi-
tional charging path for CB to achieve faster settling. The proposed circuit occupies very
small area and does not consume any static current. As illustrated in Fig. 3.30(b), the
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Figure 3.30: (a) Conventional diode connected current biasing scheme, (b) principle of
operation for rapid on-o bias, and (c) the proposed rapid on-o biasing (ROOB) circuit.
basic principle behind operation of the ROOB circuit is to rapidly charge the capacitor CB
through MPC until voltage of node VB reaches a value of VThresh. In the proposed circuit,
VThresh is identied using simple digital calibration and the comparator is implemented us-
ing CMOS logic circuits. Referring to Fig. 3.30(c), the ROOB circuit operation can be
described as follows. In o-state, PDNBTX and its complementary signal PDNTX are logic
LOW and logic HIGH, respectively. As a result, CB is completely discharged (VB = 0) and
node VX is pulled high. Consequently, the signal VFB is also pulled high. When ROOB
is turned on by driving PDNBTX to logic HIGH, the diode connected transistor MNB starts
sinking current, and VB node voltage starts rising. After PDNBTX goes to logic HIGH, VFB
goes to logic LOW, turning on the fast charging PMOS transistor MPC. It helps VB node
voltage to approach its steady state value rapidly, as indicated by the simulated waveform
labeled VBROOB in Fig. 3.31. It can also be seen that using only diode connected transistor
would result in much slower settling similar to the waveform labeled VBDio in Fig. 3.31.
To avoid excessive overshoot on VB node voltage, a variable threshold inverter formed by
a programmable load and MNC is used. When node VB reaches the voltage where MNC
can overcome the pull up load, node VX is pulled to logic LOW. As a result VFB goes to
logic HIGH and the additional charging path provided by MPC is turned o. Subsequently,
ROOB circuit behaves similar to a conventional diode-connected bias circuit as shown in
the region marked \Bias Diode-like Settling" in Fig. 3.31. A 4-bit thermometer coded pro-
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grammable load is used that provides around 10% initial settling accuracy after 4 ns with
threshold calibration. The programmable load consists of a PMOS transistor MPL and an
NMOS transistor MNL. The total resistance of the load is dominated by MNL. MPL is used
to enable or disable the load branch. Use of NMOS transistor as main load provides better
tracking of temperature variation compared to a PMOS only load.
During initial calibration of the programmable load, MPC is disabled and the programmable
load resistance is set to its lowest value. Beginning with completely discharged CB, the diode
connected transistor MNB is allowed to slowly pull VB node to its steady state value. Due to
stronger pull-up load, MNC cannot pull the node VX down to ground. The state of VX node
is detected by sampling signal VFB. The programmable load resistance is then increased
and CB is discharged. The diode connected transistor MNB is again allowed to slowly pull
VB node to its steady state value. This procedure is repeated until MNC can pull the node
VX down to ground. Corresponding code for load strength is used for subsequent rapid
on-o operation of the transmitter. In current implementation, the initial calibration is
performed manually but an automatic digital state machine based calibration can be easily
implemented.
3.6 Eect of Voltage and Temperature Drift on ROO Operation
In typical electronic systems, supply voltage and temperature drift are the result of many
factors such as long term stability of voltage references, ambient temperature, and on-chip
power dissipation. For example, the study in [46] measured thermal time-constants, TH, be-
tween 5ms and 300ms for die temperature change caused by variations in power dissipation.
Such long time constants have little impact on the performance of burst-mode operation
if the o durations (TOFF) are relatively small (TOFF << TH). For a very large TOFF, it
becomes necessary to intermittently turn on the interface to compensate for variations in
operating conditions, albeit at a slightly reduced energy eciency. Such system level tech-
niques to reduce the impact of supply voltage and temperature drift on a burst-mode on-o
interface are being actively explored [47]. In the following, we quantify the temperature and
supply voltage dependence of the MDLL and ROOB.
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Figure 3.31: Simulated waveforms showing the ROOB settling process.
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Figure 3.32: (a) Simulated DXRO time period as function of supply voltage, and (b)
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3.6.1 Eect on MDLL
The on-o operation of MDLL results in disconnecting the MDLL feedback loop when the
MDLL is in o-state. As a result the MDLL cannot track any changes in its operating
conditions such as supply voltage or temperature that may occur during o-state. Under
these conditions, MDLL sensitivity is essentially limited by open loop DXRO sensitivity.
Figure 3.32(a) shows the simulated DXRO time period as function of supply voltage under
typical conditions. Due to the use of MOS resistors for the DXRO frequency control, the
present DXRO architecture is more susceptible to changes in supply voltage compared to a
current controlled architecture (Fig. 3.15). From the gure, the DXRO supply sensitivity is
found to be around  258 fs/mV. A plot of DXRO time period as a function of temperature
for a xed input code is shown in Fig. 3.32(b). The simulated temperature sensitivity of the
DXRO is around 303 fs/C.
It is important to note that the above values pertain to open loop DXRO. Once it is in
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on-state, the MDLL tries to track the changes in operating conditions during o-state. If
the accumulator code does not represent the correct DXRO time period, the MDLL slews
towards the correct code. The slewing of the accumulator code, and consequently the slewing
of the DXRO period, is a function of the loop parameters as follows:
MDLL Period Slew Rate[fs/ns] = Acc. Update Rate [LSB/ns]DXRO Gain [fs/LSB]
(3.13)
For the present MDLL implementation, the slew rate is calculated to be
MDLL Period Slew Rate[fs/ns]  1 LSB
128 ns
  142 fs
1 LSB
  1:11 [fs/ns]
This information can be used to calculate the impact of supply and / or temperature drift
on the MDLL performance. Assuming that the change in DXRO period due to supply /
temperature drift during o-state is within MDLL acquisition range, the initial deterministic
jitter is given by
TDJ,drift,p-p = 8Tdrift (3.14)
where Tdrift is the change in DXRO period due to drift in supply voltage / temperature.
The jitter reduces as MDLL tries to acquire lock again. The lock acquisition time is approx-
imately given by
Tacq =
Tdrift
MDLL Period Slew Rate
(3.15)
From the above equations, it is seen that large changes in supply voltage / temperature
during o-state may lead to increase in MDLL turn-on time and worse performance.
3.6.2 Eect on Rapid On-O Biasing Circuit
Figure 3.33(a) and Fig. 3.33(b) show the simulated variation in ROOB settling error with
supply voltage and temperature variation respectively. For the simulation, the ROOB is
calibrated under typical supply voltage and temperature conditions following the procedure
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Figure 3.33: (a) Simulated ROOB settling error variation with supply voltage variation,
and (b) simulated ROOB settling error variation with temperature variation, both
evaluated at 4 ns after turn-on time.
outlined previously. The resulting code for programmable load strength is kept the same
across supply voltage and temperature variations to measure resulting variation in settling
error. The ROOB exhibits good tolerance to temperature variations due to use of NMOS
load device. The sensitivity of ROOB to supply voltage can be attributed to change in
threshold voltages of programmable load inverter as well as subsequent logic gates due to
supply variation. As discussed in the case of MDLL, periodic calibration of ROOB circuit
can be performed to track slow changes in supply voltage. The calibration process is simple
and has very little additional circuit overhead.
3.7 Measurement Results
The prototype transmitter is implemented in 90 nm CMOS process and occupies 0.2mm2
active area. The die photograph is shown in Fig. 3.34. MDLL and the output driver each
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occupy 0.1mm2 area. Area of the output driver also includes a PRBS-7 pattern generator
and a digital conguration block. We rst describe the always-on transmitter measurements
followed by rapid on-o measurements.
3.7.1 Always-On Measurements
The long-term jitter histogram with 1 million hits for the MDLL operating in always-on mode
is shown in Fig. 3.35(a). The MDLL achieves an absolute jitter of 1.16 psrms and 13.2 pspk-pk
when the reference clock jitter is 0.8 psrms. The measured MDLL output phase noise plotted
in Figure 3.35(b) shows that the integrated jitter is 300 fsrms (10 kHz to 100MHz). The
MDLL output spectrum, shown in Fig. 3.36, shows a reference spur of -45.1 dBc in addition
to multiple spurs occurring at oset frequencies that are harmonics of 62.5MHz, caused by
coupling between majority voting logic and DXRO. The largest such spur has magnitude
of -44.3 dBc at 125MHz oset frequency. The MDLL consumes 3.73mW power at 4GHz
output frequency.
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Figure 3.35: (a) Measured long-term time domain jitter of the MDLL, and (b) measured
phase noise spectrum of the MDLL.
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Figure 3.36: Measured output voltage spectrum of the MDLL.
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Figure 3.37: Transmitter data output eye diagram at 8Gb/s data rate with always-on
PRBS-7 output pattern for (a) 1-tap output with no channel, (b) 1-tap output with
13.4 dB loss channel, (c) 3-tap equalized output with 13.4 dB loss channel.
The measured transmitter output eye diagram in always-on condition at 8Gb/s data rate
is shown in Fig. 3.37(a). In 1-tap mode with PRBS-7 data, the transmitter jitter is 3.26 psrms
and 23.2 pspk-pk after 100k hits. The loss due to package parasitics and PCB trace is estimated
to be around 3 dB at 4GHz. Figure 3.37(b) shows the unequalized transmitter output eye
diagram at the end of a PCB channel that exhibits a loss of 13.4 dB at 4GHz. Consequently,
the output eye is almost closed. The equalized output eye diagram in 3-tap mode is shown
in Fig. 3.37(c). The horizontal and vertical single ended output eye opening is 59 ps and
11.47mV, respectively. The performance of the equalizer is limited by the duty cycle error
amplication due to channel loss. The output driver, including the 2:1 serializer, consumes
14.56mW power in 1-tap mode and 16.45mW power in 3-tap mode for a 500mVppd output
swing.
3.7.2 On-O Measurements
To test the on-o behavior of the MDLL, an arbitrary waveform generator (Tektronix
AWG7122B) is used to generate the reference clock (REF) as well as the power down signal
(PDNB). PDNB is also used to trigger the real time oscilloscope (Tektronix TDS6804B) and
equivalent time oscilloscope (Tektronix DSA8200) waveform capture. This setup is shown
in Fig. 3.38. Figure 3.39(a) depicts the measured MDLL output settling waveform captured
using the equivalent time oscilloscope. The MDLL time period deviation during settling,
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Figure 3.38: Measurement setup for on-o performance measurement of MDLL.
relative to its steady-state mean time period, is computed from the waveform data captured
using real time oscilloscope and is shown in Fig. 3.39(b). The period error is always within
 5% during the settling transient, demonstrating the ecacy of the proposed DXRO ar-
chitecture. After three reference cycles, period error is very close to the steady-state period
jitter of the MDLL. Comparison of MDLL performance with the state of the art, shown
in Table 3.1, illustrates that this work achieves superior jitter and power eciency perfor-
mance compared to conventional analog MDLL-based clock multipliers in addition to being
amenable to rapid on-o operation.
The transmitter settling transient during turn-on, with and without the proposed ROOB
circuit, is shown in Fig. 3.40(a). The measurements indicate that it takes more than 120 ns
to settle without the ROOB circuit, and around 4 ns when the ROOB circuit is utilized
(Fig. 3.40(b)), representing a nearly 30X improvement.
Figure 3.41 depicts the block-wise measured power consumption of the transmitter in
always-on and o-state. The total on-state power is 18.29mW (2.29mW/Gb/s) whereas
the o-state power is 0.11mW in 1-tap mode. The o-state power is dominated by the
sub-threshold leakage current in MDLL and serializer both of which use CMOS circuits and
low-Vt transistors for high speed operation. The average power consumption for 4, 8, 32 and
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Figure 3.39: (a) MDLL output waveform during turn-on transient, and (b) extracted
MDLL output period error during turn-on transient.
Table 3.1: Performance comparison with recently published MDLLs and rapid on-o
clock multipliers.
This Work JSSC'10 VLSI'11 CICC'12 ISSCC'13 ISSCC'11
[22] [23] [36] [48] [49]
Technology 90 nm 40 nm 40 nm 65 nm 90 nm 90 nm
Supply [V] 0.95 1.1   1.1 1.1 1.2/1.0
Output Freq.
4.0 4.3 2.8 3.16 2.5 4.6
[GHz]
Ref. Freq. [MHz] 500 537.5 700 1000 312.5 575
Long Term Jitter
1.16/13.2   /    /11a  /30a 2.0/18.6 1.99/17.8
rms/pk-pk [ps]
Ref. Spur [dBc] -45.1         -46
Power [mW] 3.73   45.3 96b 2.2 6.8
Power E.
0.93   16.18 30.38b 0.88 1.48
[mW/GHz]
Rapid On-O
Yes Yes Yes Yes Yes No
Functionality
Turn-on Time [ns] 6 241.8 8 10 10 N/A
# Ref. Cycles 3 130 5.6 10 3 N/A
Architecture DMDLL PLL MILO MILO DMDLL MDLL
Area [mm2] 0.1     0.149b 0.16 0.025
aDeterministic jitter b Includes output drivers
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Figure 3.40: (a) Comparison of transmitter output swing settling with and without ROOB
scheme, and (b) zoomed-in view of transmitter output swing settling with ROOB scheme
during turn-on transient.
128 byte long bursts as a function of eective output data rate for 6 ns turn-on time is plotted
in Fig. 3.42(a). All the measurements are made with PRBS-7 data output, 1-tap transmitter
mode and without any additional PCB channel. As illustrated in Fig. 3.42(b), for each burst
mode transfer, total on-time of the transmitter is decided by initial turn-on latency time and
data transfer time. For example, to achieve 2Gb/s eective data rate with 4 byte long burst,
the transmitter is on for the rst 10 ns, out of which 6 ns is turn-on latency time and data
transfer time is 4 ns at the data rate of 8Gb/s. The transmitter is turned o for the following
6 ns. Owing to the short turn-on time, the transmitter power consumption is proportional to
eective data rate translating to almost constant energy eciency. When the eective data
rate is changed by 125X (8Gb/s to 64Mb/s), transmitter power consumption scales by 67X
(18.29mW to 0.27mW) resulting in only 2X degradation in energy eciency (2.29mW/Gb/s
to 4.24mW/Gb/s) for 32-byte data bursts. At ultra-low eective data rates, the o-state
power starts dominating and therefore energy eciency degrades at a much faster rate. The
transmitter transition energy is computed to be 95 pJ. Benets of operating all the blocks
in rapid on-o mode are evident from Table 3.2, which shows estimated energy eciency
that can be achieved by selectively operating one or more blocks in rapid on-o mode for
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Figure 3.41: Power consumption of the transmitter for on- and o-states.
Table 3.2: Estimated energy eciency for 32-byte transfer with average data rate of
64Mb/s.
Mode O/P Driver MDLL ROOB Est. Energy E.
All Always-On Always-On Always-On Always-On 285.7 pJ/b
P1 Rapid On-O Always-On Always-On 62.7 pJ/b
P2 Rapid On-O Rapid On-O Always-On 5.9 pJ/b
All Rapid On-O Rapid On-O Rapid On-O Rapid On-O 4.2 pJ/ba
aMeasured energy eciency
32-byte long burst-mode transfer at an average data rate of 64Mb/s. Table 3.3 compares
the transmitter with state-of-the-art CML output driver based transmitters. The energy
eciency of the transmitter in always-on state is comparable to other transmitters, while
further energy savings can be obtained by rapid on-o operation of the proposed transmitter.
3.8 Analytical On-O BER Computation
While the MDLL period error settling characteristic indirectly indicates how quickly an on-
o interface can return to its steady state, it does not provide information about the settling
time after which the I/O interface can be used to obtain the required bit error rate (BER)
performance. Based on information obtained from measurements, it is possible to statisti-
cally predict the eect of MDLL settling characteristic on the transmitter performance. To
simplify the analysis, we assume the overall link architecture shown in Fig. 3.43. We also
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Table 3.3: Transmitter performance comparison.
This Work VLSI'11 JSSC'08 JSSC'10
[23] [21] [11]
Technology 90 nm 40 nm 65 nm 45 nm
Supply [V] 0.95/1.0   0.85/1.2 0.80
Output Data rate [Gb/s] 8.0 5.6 10.0 10.0
O/P Swing[mVppd] 500   100 150
Tx
3-Tap FIR None
3-Tap FIR
2-Tap FIR
Equalization + Pass. RL
Tx Power [mW] 14.56a / 16.45b   17 5.28
Tx E. [mW/Gb/s] 1.82a / 2.06b   1.70 0.53
Rapid On-O Bias Yes Yes No No
(Settling Time) (4 ns) (<2 ns)
Overall E. [mW/Gb/s] 2.29a,c/ 2.52b,c 2.4d 3.6e 1.40f
a 1-Tap mode b 3-Tap mode c Includes 1 Tx lane with 1 MDLL
d Extrapolated for 8 Tx+Rx links e Includes 1 lane Tx+Rx
f Includes 47 lane Tx+Rx, 1 lane fwd. clock, 1 IL-VCO
make the following assumptions:
 The on-o data transmission does not aect the receiver sampling phase which is
nominally at the center of the data eye in steady-state.
 The eect of ROOB settling is ignored and the output driver swing does not change
during on-o operation.
 Data is transferred in bursts consisting of a xed number of bits NB.
 Data dependent jitter (DDJ) probability distribution function (pdf) remains the same.
Under these assumptions, the eect of MDLL period settling due to on-o operation on
receiver sampling is shown in Fig. 3.44. Due to initial frequency settling of the MDLL, the
receiver cannot sample the data in the middle of the data bit. If the MDLL zero crossing
time instants (t[i]) are known, time instants corresponding to the middle of each data bit
can be calculated. We denote the dierence between the middle of the data bit and the
corresponding receiver clock zero crossing time instant by "s[i]. The sequence "s[i] represents
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Figure 3.43: Link conguration used to analyze eect of on-o operation on link BER.
RxCLK
Tideal
t[i] t[i+1] t[i+2]
εs[i] εs[i+1]
MDLL 
Output
Data
Output
0.5(t[i]+t[i+1]) 0.5(t[i+1]+t[i+2])
trx[i] trx[i+2]
trx[i+1]
Figure 3.44: Illustrated sampling errors induced by MDLL frequency settling with ideal
receiver clock.
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the receiver sampling error due to imperfect frequency settling of the MDLL. Further, if we
also know the steady-state total jitter pdf of the data at the receiver, we can construct a
statistical BER bathtub as follows.
 For interface turn-on time Tlat,on, compute the receiver sampling error sequence "s[i].
 Let the random variable corresponding to total jitter on data be given by ET [i] for
ith zero crossing. Also assume that data values d[i] are independent identical random
(i.i.d.) variables.
 In such case, probability of error at a phase oset , normalized to 1UI, for ith bit
(bi) is given by
Pi() = Pf"s[i]  ET [i] +  <  0:5UIg+ Pf"s[i] + ET [i+ 1] +  > 0:5UIg
= PfET [i] > 0:5 + "s[i]  g+ PfET [i+ 1] > 0:5  "s[i]  g (3.16)
where Pfg denotes probability of an event.
 Let FET () be the cumulative probability distribution function of the i.i.d. random
variable ET [i] at a phase oset .
 Then probability of error at the ith bit (bi) can be written as
Pi() = 1  FET (0:5  "s[i]  ) + FET ( 0:5  "s[i]  ) (3.17)
 The overall average probability of error for NB bit burst is given by
Pavg, NB() =
1
NB
NBX
i=1
Pi()
=
1
NB
NBX
i=1
(1  FET (0:5  "s[i]  ) + FET ( 0:5  "s[i]  ))(3.18)
The above expression can be used to compute the BER bathtub characteristic. The
80SJNB software tool [50] in conjunction with Tektronix DSA8200 is used to obtain FET ()
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Figure 3.45: Always-on and on-o BER bathtub curves obtained using MDLL on-o
settling measurements and statistical analysis.
under always-on condition for PRBS-7 data output at 8Gb/s. MDLL period settling charac-
teristic shown in Fig. 3.39(b) is used to compute the BER bathtub characteristics for varying
burst lengths and turn-on latency, Tlat,on.
Figure 3.45 shows such computed BER bathtub characteristics for 32-byte, and 128-byte
long bursts for Tlat,on of 6 ns, for a 32-byte burst with Tlat,on of 12 ns, and the always-on BER
bathtub characteristic. It can be seen that the BER bathtub width for 10 12 BER is strongly
aected by Tlat,on whereas burst length, NB, plays only a minor role. The BER bathtub width
marginally improves with increasing NB. To further illustrate the eect of Tlat,on on width of
BER bathtub, a plot of BER bathtub width as a function of Tlat,on for 32-byte long transfers
is shown in Fig. 3.46. Further analysis suggests that the transmitter BER settling is mostly
unaected in the presence of longer PRBS sequence length or higher channel loss. This is
because initial timing errors are mainly dominated by MDLL frequency settling rather than
data dependent jitter (DDJ). It should be noted that the steady-state BER bathtub width
will be smaller with larger DDJ, similar to conventional always-on transmitters.
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CHAPTER 4
DESIGN OF A BURST-MODE RECEIVER
After discussing the design of a burst-mode transmitter in Chapter 3, we turn our attention
to the design of a burst-mode receiver in this chapter. As data rates for wireline links
continue to rise, signal integrity has become worse for channel of xed length due to increased
losses at high frequencies. Therefore, the receivers that operate over these channels need
to compensate for higher channel losses. We explore burst-mode phase locking techniques
that can be utilized by receivers operating over high loss channels. Such receivers typically
use a combination of equalizer structures such as continuous time linear equalizer (CTLE),
discrete time feed-forward equalizer (FFE), and decision feedback equalizer (DFE) [51, 44,
52, 53, 54, 55, 56]. Furthermore, analog-to-digital converter-based architectures are also
being explored for receivers [57, 58, 59, 60, 61] operating over high loss channels.
There are two main types of clock recovery schemes that are used in receivers for high loss
channels. In the rst scheme, shown in Fig. 4.1, an auxiliary clock and data recovery (CDR)
path that uses bang-bang phase detector based logic for clock recovery is used [51, 62]. The
output of CTLE is sampled to generate data (DD) and edge (DE) samples for the CDR logic.
The output of CDR logic controls the phase of sampling clocks by means of phase rotators.
The equalizer path consisting of FFE and DFE provides the actual data output, DOUT.
Typically, separate phase rotators are used for equalizer path and CDR path to account for
any delay mismatches in these two paths. The use of the auxiliary CDR path is necessitated
by discrete time equalizer structure that cannot be used for conventional bang-bang phase
detector-based clock recovery scheme. The separate CDR path also decouples equalizer
coecient adaptation from clock recovery. A baud rate CDR architecture [63, 55], shown
in Fig. 4.2, does not use an auxiliary CDR path. Instead, it makes use of an additional set
of samplers with thresholds denoted as VREFP and VREFM. Their outputs, DEUP and DEDN,
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Figure 4.2: Baud rate receiver architecture.
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along with the output of the main sampler, DOUT, are processed by the CDR logic block
to generate appropriate control input for the phase rotator. Typically, baud rate CDRs use
the method described in [64] for phase detection. Baud rate CDR requires only one clock
phase per bit period unlike edge-based CDR in Fig. 4.1 that requires two clock phases per
bit period. To generate reference levels, VREFP and VREFM, baud rate CDR generally utilizes
a DAC. It also necessitates use of an amplitude control mechanism in the analog front-end
of the CDR. The ADC-based receivers commonly use the baud rate CDR architecture due
to readily available additional samplers as well as reference signals [57].
For burst-mode operation of the receiver, the main roadblock is the fast synchronization
of the CDR. This problem is similar to the fast-locking problem associated with clock multi-
pliers discussed in Chapter 3, except that it is further exacerbated by the random nature of
the data input. In contrast, the reference clock input to the clock multiplier has a determin-
istic pattern. The feedback-based operation of the CDR has a bandwidth limitation. This
limitation mainly comes from the feedback latency of the CDR loop [55, 65]. Due to power
constraints, the CDR processes the sampler outputs at a much lower frequency, resulting
in increased latency. The input data also has large jitter, particularly when operating over
high loss channels. To lter this jitter various techniques such as pattern ltering [66, 62]
are used. These techniques invariably limit the CDR bandwidth.
To discuss the issues associated with burst-mode receiver design and to describe the pro-
posed solution, this chapter is organized as follows. We begin with a brief overview of the
prior art in Section 4.1. The principle of operation of the proposed fast synchronization
method is described in Section 4.2. Section 4.3 provides the implementation details of the
receiver chip that demonstrates the operation of the proposed fast synchronization method.
Section 4.4 concludes this chapter.
4.1 Prior Art
While burst-mode receivers are necessary to realize I/O link architectures with \energy-
proportional" behavior, they are more commonly used in passive optical networks (PON).
Consequently, most of the prior research eort on burst-mode receivers has been focused on
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Figure 4.3: Gated VCO-based burst mode receiver architecture.
PON applications [67]. Use of gated voltage controlled oscillators (GVCO) is very common
in burst mode receivers [68, 69, 70, 71, 72]. Figure 4.3 shows a simplied block diagram of a
conventional GVCO-based burst mode receiver [70]. The receiver input VIN is passed through
a limiting amplier to increase amplitude. A gating circuit generates short pulses for every
data transition that can be injected into GVCO. Such injection aligns the phase of GVCO
to input phase. The input is delayed and sampled using recovered output clock CKREC
to generate data output DOUT. The frequency of GVCO is controlled using the control
voltage, VC, obtained from a PLL with a replica of GVCO. Due to direct injection of data,
GVCO-based architectures suer from large output jitter. This is particularly problematic
with high loss channels due to their large data dependent jitter (DDJ). Furthermore, design
of limiting amplier and gating circuit becomes dicult as data rates increase, resulting in
excess power consumption.
Blind oversampling-based burst mode CDR, shown in Fig. 4.4, samples the input multiple
times in a bit period using multi-phase samplers [73, 74, 75]. A digital phase and data
picking logic block chooses the optimum data sample to provide recovered data, DOUT.
The multi-phase clock generator (MPG) provides the multiple clock phases for multi-phase
samplers. Typically three to ve samples are taken per bit period. As a result, oversampling-
based CDR has much larger power consumption than conventional bang-bang phase detector
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Figure 4.4: Simplied block diagram of oversampling-based CDR.
based CDR. This architecture is also not viable when signicant equalization is needed for
the receiver input, particularly in the form of discrete-time equalizers such as DFE and FFE.
An adaptive gain, bang-bang phase detector-based CDR is proposed in [76] achieving lock
time of less than 20 ns. The eectiveness of this method is compromised in presence of
large DDJ as the phase detector decisions become unreliable. Another technique proposed
in [77] utilizes an extra phase rotator in conjunction with successive approximation logic to
accurately set the initial phase of the CDR. Phase lock time of 18 ns is achieved using this
method.
The burst-mode CDR techniques explored in the past implicitly assume that the DDJ on
the input data is small, i.e. channels have low or moderate losses. These techniques have
not been used in the context of high loss channels. Most of these techniques also require
more than one sample per bit period for burst mode operation and implicitly assume 0.5
unit interval (UI) spacing between data transition edge and optimum data sampling point.
In this work, we propose a highly digital burst-mode CDR technique that can be used with
baud rate CDR architecture to achieve fast synchronization.
4.2 Principle of Proposed Burst-Mode Operation
Phase presetting, also called zero phase start, has been shown to reduce the synchronization
time signicantly [78, 79, 77]. Figure 4.5 shows a simplied block diagram of a phase
presetting type burst mode CDR. To acquire initial phase lock, switch S0 is closed and
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switch S1 is opened. A known preamble such as 0101 data pattern is used to nd the digital
representation, EINIT, of the initial phase dierence between data and clock using a high
resolution time-to-digital converter (TDC). This initial phase dierence is then added to the
phase rotator and control is switched to the bang-bang CDR logic (BB CDR) for regular
operation. A high resolution TDC consumes more power than bang-bang phase detector,
therefore it is more ecient to use bang-bang phase detector during regular operation. On the
other hand, the oversampling delta modulator-like nature of bang-bang operation requires
more time to acquire phase lock. Phase presetting combines the strengths of both approaches
to achieve low power during regular operation and fast synchronization in burst-mode. There
are multiple ways of implementing the high resolution TDC eciently. A two-step TDC is
used as high resolution TDC in [79], whereas a successive approximation algorithm does
high resolution time-to-digital conversion in [77].
To utilize phase presetting principle in the context of a baud rate receiver with discrete
time equalization, we need to account for the sampled nature of FFE and DFE. While the
continuous time linear equalizer can be considered time invariant, the discrete time DFE and
FFE are time varying. As a result, incorrect sampling location for a given set of FFE and
DFE coecients may result in reduced sampling margins and, in the worst case, may close
the input eye completely. To illustrate this issue, consider the channel pulse response shown
in Fig. 4.6(a). The FFE/DFE coecients are found from the ideal sampling location and the
unequalized channel pulse response. In Fig. 4.6, t0 denotes the ideal sampling location and
T denotes the bit period. When the receiver samples input at the ideal sampling location,
the resulting pulse response has zero ISI as shown in Fig. 4.6(b). On the other hand, any
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Figure 4.6: Channel pulse response in presence of baud rate discrete time FFE/DFE and
timing oset.
sampling oset results in a pulse response with non-zero ISI (Fig. 4.6(c), and (d)). The
sampler input eye diagrams for each of the above cases are shown in Fig. 4.7. As evident
from Fig. 4.7, timing osets in presence of FFE/DFE may result in worse sampling margins
causing errors in data detection as well as phase detection. This indicates that the high
resolution TDC transfer characteristic is a function of input data pattern as well as discrete
time equalizer coecients. We elaborate more on this in the following subsection.
4.2.1 Relation between Sampling Instant and Sampled Voltage
One of the methods of doing high resolution time-to-digital conversion is to rst convert
the time domain phase information into voltage and follow it with an ADC [80]. In the
case of a receiver, the relationship between phase (or the sampling instant of input) and
the sampled voltage value cannot be controlled. Instead we propose to estimate the channel
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pulse response and use it to nd the relationship between phase and sampled voltage value.
Consider a simplied discrete time link model as shown in Fig. 4.8 [81]. We make two key
assumptions in this model. The rst is that all the blocks are linear, and the second is that
the link is limited by ISI introduced by the band-limited channel and therefore we can ignore
the eect of random noise. The input to the link is a binary sequence b[k] 2 f1g. It is
converted into a continuous time waveform using a transmitter pulse shaping lter whose
pulse response is denoted as gTX(t). The output of the transmitter is passed through a
channel with impulse response gCH(t). The impulse response of the continuous time analog
front-end (AFE) of the receiver is denoted as gRX(t). The output, x(t), of the receiver AFE
is sampled to generate a discrete time sequence x[k]. As before, the sampling time oset
is denoted as t0 and bit period is denoted as T . Note that 0  t0  T . The discrete
time impulse response sequences for the receiver FFE and DFE are denoted as gFFE[n] and
gDFE[n], respectively. The output of the DFE / FFE summer is denoted as y[k]. A 1-bit
quantizer is used as a decision device to generate output sequence c[k] 2 f1g from y[k].
Let h(t) denote the overall pulse response of the continuous time blocks. Then we have
h(t) = gTX(t)  gCH(t)  gRX(t) (4.1)
The output of the receiver AFE is given by
x(t) =
n=1X
n= 1
b[n]h(t  nT ) (4.2)
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Due to sampling operation, we have
x[k] = x(t0 + kT )
x[k] =
n=1X
n= 1
b[n]h(t0 + kT   nT ) (4.3)
y[k] = (gFFE[k]  x[k]) + (gDFE[k]  c[k]) (4.4)
c[k] = sgn(y[k]) (4.5)
From Eq. 4.4 we see that y[k] is a function of sampling time oset t0. If gFFE[k], gDFE[n],
b[k], and h(t) are known, we can nd mapping from y[k] to t0.
y[k] = f(k; t0) (4.6)
=) t0 = f 1(k; y[k]) (4.7)
Note that the inverse mapping f 1() is unique if f() is a one-to-one function. Most practical
high speed wireline link channels satisfy this requirement. This means that by having a high
resolution ADC to convert y[k] into a digital code, we can achieve high resolution time-
to-digital conversion. The coecients gFFE[k] and gDFE[k] are known to the receiver. A
preamble of known b[k] can be agreed upon a priori for burst-mode operation. This leaves
us with the problem of estimating the continuous time pulse response of the link, h(t).
4.2.2 Link Pulse Response Estimation
To estimate the link pulse response, we observe that the FFE and DFE coecients depend
on the sampled link pulse response. Suppose the sampled link pulse response is given by
ht0 [k] = h(t0 + kT ) (4.8)
Ht0(z) = Zfht0 [k]g (4.9)
where Zfg denotes the z-transform operator. We can further simplify the discrete time link
model as shown in Fig. 4.9. We have assumed that there are no errors in the link. The
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overall link transfer function is given by
C(z)
B(z)
= (Ht0(z)Gt0;FFE(z)) +
 
z NGt0;DFE(z)

(4.10)
where Gt0;FFE(z), Gt0;DFE(z), and N denote FFE transfer function, DFE transfer function,
and channel delay, respectively. If Gt0;FFE(z), and Gt0;DFE(z) are chosen so as to achieve zero
forcing equalization (ZFE), we would have
C(z)
B(z)
= z N
=) Ht0(z) = z N 
1 Gt0;DFE(z)
Gt0;FFE(z)
(4.11)
As the channel delay, N , does not play any important role in receiver synchronization, we
will ignore it for the subsequent analysis. Therefore, the sampled link pulse response can be
found as
ht0 [k] = Z 1fHt0(z)g = Z 1

1 Gt0;DFE(z)
Gt0;FFE(z)

(4.12)
where Z 1fg denotes the inverse z-transform operator.
In practice, the equalizer coecients are found using an adaptive algorithm such as least
mean squares (LMS). The coecients found using LMS algorithm approximately satisfy the
minimum mean square error (MMSE) criterion. Note that coecients that satisfy MMSE
criterion in case of an ISI-limited link, also satisfy ZFE criterion. Therefore, the most
straightforward method to estimate h(t) is to nd the receiver equalizer coecients at every
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sampling oset 0  t0  T using LMS algorithm. This is impractical and cannot be done
without disrupting regular receiver operation. Instead, we turn to the band-limited nature
of the channel and propose the use of interpolation for estimation of link pulse response
h(t). This is similar to the reconstruction lter mechanism typically used at DAC output to
convert a discrete time sequence to a smooth continuous time waveform. If s(t) denotes the
impulse response of a rst order sample and hold function, and gINT(t) denotes the impulse
response of a interpolation lter, then
hest(t) =
 
n=1X
n= 1
ht0 [n]s(t  t0   nT )
!
 gINT(t) (4.13)
By using interpolation, estimation of the link pulse response can be done in the background.
To maintain the accuracy of interpolation, it must be ensured that the bandwidth of the
interpolation lter is larger than the link bandwidth. Alternatively, multiple samples per bit
period may be necessary if the link bandwidth is much larger than the interpolation lter
bandwidth. We illustrate the above procedure using an example in the next subsection.
4.2.3 Illustrative Example
For an illustrative example, we use a 29:8 00 long Megtron 6 PCB channel whose S-parameters
are available at [82]. We assume the data rate to be 25.6Gb/s. The transmitter pulse shape
is assumed to be a rectangle. All the simulations for this example are carried out using
MATLAB. The transfer function of the channel is shown in Fig. 4.10. The channel loss at
the Nyquist frequency of 12.8GHz is 18.6 dB. On the receiver side we assume that a two-
tap FFE and a 10-tap DFE are present. Figure 4.11 shows the sampled link pulse response,
ht0 [k], and the estimated sampled link pulse response, ht0;est[k]. The estimated pulse response
is calculated using the FFE/DFE coecients found using LMS algorithm and Eq. 4.12.
The estimated pulse responses using interpolation methods such as linear interpolation and
shape-preserving piecewise cubic (pchip) interpolation are shown along with actual link pulse
response in Fig 4.12. A reasonable matching is found between estimated pulse responses
and actual pulse response. The link pulse response can be used to calculate the expected
88
Frequency [Hz] ×1010
0 0.5 1 1.5 2 2.5 3 3.5 4
Li
nk
 T
F 
M
ag
. [d
B]
-100
-90
-80
-70
-60
-50
-40
-30
-20
-10
0
Loss @ Nyquist = 18.6 dB
Figure 4.10: An example channel transfer function [82].
waveform for a -1 to +1 rising edge of the waveform for a f-1, -1, +1, +1g repetitive
symbol pattern. Figure 4.13 indicates good agreement between actual link edge response
and estimated link edge responses. This edge response can be used as a mapping function
from voltage to phase, opening up a possibility of high resolution time-to-digital conversion
in presence of large channel losses.
4.2.4 Burst-Mode Operation
To implement high resolution phase detection necessary for fast synchronization, we propose
the following sequence:
1. Transmitter starts transmission with a known preamble symbol sequence such as f-1,
-1, +1, +1g.
2. The receiver detects -1 to +1 transition edge and digitizes the sampled voltage value.
3. A lookup table containing estimated phase to voltage mapping is used to nd out the
phase oset based on the digitized sampled voltage value.
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4. A phase rotator is used to apply the appropriate amount of phase oset so that the
receiver starts sampling the input at the optimum sampling location.
It should be noted that the analog-to-digital conversion of the input voltage need not happen
at data rate. This relaxes the speed as well as power requirement for the analog-to-digital
conversion circuitry, albeit at the cost of increased synchronization latency. In next section,
we describe techniques to implement the principle of burst-mode operation discussed in this
section.
4.3 Receiver Implementation
A burst mode receiver is implemented in 65nm CMOS technology to demonstrate the prin-
ciple of operation described previously. Figure 4.14 depicts the top level architecture of the
receiver. The continuous time AFE consists of a CTLE followed by a variable gain ampli-
er (VGA). A quarter rate architecture is chosen for the discrete equalizer to reduce the
clocking frequency. Each equalizer slice consists of a two-tap FFE and two-tap DFE. The
interconnections between the slices are not shown for simplicity. Baud rate CDR architec-
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Figure 4.14: Simplied receiver block diagram.
ture also reduces the number of clock phases required for implementation. The outputs of
all the slices are deserialized using a 4:16 deserializer. The outputs of the deserializer go to
a digital logic block that combines Mueller-Muller CDR logic, burst-mode operation logic
(BM), and reference as well as equalizer coecient adaptation logic. This block controls the
phase rotator input DPI, reference DAC input DREF as well as equalizer coecients. The
quarter rate architecture makes use of two phase rotators that provide four clock phases, 0,
90, 180, and 270. We will describe the key implementation details for the receiver next.
4.3.1 Front-End Ampliers
The receiver utilizes a conventional CTLE architecture with source degenerated RC network
as shown in Fig. 4.15. The resistance and capacitance of the RC network can be varied to
achieve programmable de-emphasis. The output of the CTLE drives a variable gain amplier
(VGA). VGA gain can be varied by changing its source degeneration resistance. The VGA
drives the switched load presented by track and hold (T/H) circuits in equalizer slices. To
be able to drive the large parasitic capacitance, inductive peaking is used in the VGA. The
simulated AC response of the CTLE followed by VGA is shown in Fig. 4.16. Under typical
conditions, the front-end ampliers can provide a maximum peaking of around 15 dB at
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Figure 4.15: Simplied front-end amplier circuit diagram.
frequency of 4GHz. The peaking frequency of 4GHz for front-end ampliers corresponds
to a quarter of baud rate at 16Gb/s and is suggested to be optimal when CTLE is used
in conjunction with DFE [83]. Simulations indicate that the front-end ampliers consume
around 5mW power while driving a load capacitance of 100 fF. The CTLE consumes around
1mW while the rest is consumed by the VGA.
4.3.2 Track and Hold Circuit
A T/H circuit is necessary to hold the input voltage value for multiple bit periods for FFE
operation. In the receiver, the PMOS-based T/H circuit shown in Fig. 4.17 is adopted
from [52]. A reset switch is added to the T/H circuit in order to reduce ISI at the output.
Figure 4.18 shows the logic diagram of for the clocking circuit that generates 25% duty cycle
clocks for the T/H circuit. An additional input, VDDTUNE, can be used to vary the duty
cycle of the T/H clock. Based on simulation, T/H clocking circuits are estimated to consume
around 6mW power under typical conditions while operating at 16Gb/s data rate.
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4.3.3 FFE / DFE Summer
As mentioned before, the FFE / DFE implementation consists of two FFE taps and two
DFE taps. Figure 4.19 shows the simplied circuit diagram of the summer. For FFE taps,
programmable Gm cells are implemented using source degenerated dierential pairs and tail
current DACs (IDACs). Source degeneration is provided by MOS transistors operating in
triode region. Compared to [84], the proposed approach for implementing FFE taps results
in lower parasitics in the high speed path. The Gm of unit cell is controlled by control
voltage, VC. For pulse response estimation, a known relationship must exist between DFE
coecients and FFE coecients. A Gm control circuit based on [85] that generates VC to
maintain a xed relationship between FFE and DFE coecients is shown in Fig. 4.20.
The equalizer coecients are adapted so as to keep the total IDAC current at 1.6mA.
Table 4.1 tabulates the coecient range and resolution for each of the cursors. Note that
the unit current for FFE coecients is higher than that for DFE coecients as complete
current steering is not possible with FFE unit Gm cells due to linearity constraints.
To relax the DFE feedback timing constraint, soft decision architecture is adopted for the
FFE / DFE summer [86]. Figure 4.21 shows the simplied block diagram of the FFE / DFE.
Clock signals with 25% duty cycle (CKTH,000, CKTH,090, CKTH,180, and CKTH,270) are used
to sample the input voltage, VIN. The same clock signals also act as active low reset signals
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Table 4.1: FFE / DFE coecient range and resolution.
Min. Current Max. Current Current Res. Bits
Pre-Cursor 0 800A 50A 4
Main Cursor 800A 1600A 50A 4
Post Cursor 1 0 320A 10A 5
Post Cursor 2 0 160A 10A 4
for T/H circuit in the neighboring slice. Separate quarter rate clock signals with 50% duty
cycle (CKLAT,000, CKLAT,090, CKLAT,180, and CKLAT,270) are used for clocking the latches at
the output of the summer. The outputs of the latches (DOUT,000, DOUT,090, DOUT,180, and
DOUT,270) drive the DFE inputs as well as another set of latches that are not shown for
simplicity.
4.3.4 Digital Logic
The digital logic block performs Mueller-Muller clock recovery using the deserialized data.
A second order digital CDR loop is implemented that can track booth phase and frequency
variations using only phase rotators [87]. Sign-sign LMS algorithm [88, 89] is used for
adapting the FFE and DFE coecients as well as reference voltage levels of error samplers.
4.3.5 Edge Response Estimation
Recursion based formulation is used to implement edge response estimation described in
Section 4.2.2. The rst step is to estimate the link pulse response from equalizer coecients.
For the present implementation we have two FFE taps and two DFE taps. Let
b[k] =
h
b[k + 1] b[k] b[k   1] b[k   1]
iT
ht0 =
h
ht0 [ 1] ht0 [0] ht0 [1] ht0 [2]
iT
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Figure 4.21: Simplied FFE / DFE block diagram.
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where b[k] are the input symbols and ht0 [k] are sampled link pulse response values at sampling
oset t0. The input to the equalizer is given by
x[k] = ht0
Tb[k]
Let A be the amplitude estimated from the reference adaptation loop. Let cFFE = [c 1 c0]T
be the estimated FFE coecients and cDFE = [c1 c2]
T be the estimated DFE coecients.
Assuming perfect zero-forcing equalization,
Ab[k] = cFFE
T
h
x[k + 1] x[k]
iT
+ cDFE
T
h
b[k   1] b[k   2]
iT
The simultaneous equations above can be solved to arrive at the following expressions:
ht0 [2] =  
c2
c0
ht0 [1] =  
c1
c0
  c 1ht0 [2]
c0
ht0 [0] =
A
c0
  c 1ht0 [1]
c0
ht0 [ 1] =  
c 1ht0 [0]
c0
Linear interpolation of the sampled link pulse response estimates is used to compute the
response of the link to -1 to +1 transition for a preamble sequence of f-1,-1,+1,+1g. Since
the resolution of the phase rotator in the receiver is 5-bits, let v[n] denote the estimated
voltage at phase oset
nT
32
, as shown in Fig. 4.22. For a symbol sequence
fb[ 2]; b[ 1]; b[0]; b[1]; b[2]; b[3]g = f 1;+1;+1; 1; 1;+1g
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Figure 4.22: Illustration of -1 to +1 transition edge.
we can write
v[n] = c 1 (ht0 [ 1] + ht0 [0]  ht0 [1]  ht0 [2]) +
2n
32
c 1 ( ht0 [ 1] + ht0 [1]) +
c0 (ht0 [ 1]  ht0 [0]  ht0 [1] + ht0 [2]) +
2n
32
c0 (ht0 [0]  ht0 [2]) +
 c1   c2 (4.14)
As the DAC resolution is 6-bits, a 6-b5-b look-up table (LUT) is used to store v[n] values
computed using Eq. 4.14. This LUT calculation can be done at a much lower rate based on
the rate of variation of equalizer coecients. A nite state machine (FSM) based implemen-
tation is used to share computational resources among various arithmetic operations. The
estimated power and area of the edge response estimation block are given Table 4.2.
4.3.6 Burst-Mode Operation
During burst-mode operation, the transmitter sends a preamble sequence f-1, -1, +1, +1g
while the receiver executes the following steps:
1. Select the slice with -1 to +1 transition in the quarter rate equalizer.
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Table 4.2: Post-synthesis area and power consumption of edge response estimation block.
Technology 65 nm CMOS
Clock Frequency 7:8125MHz
No. of Comb. Cells 3331
No. of Seq. Cells 592
Total Cell Area 16118:8m2
Cell Internal Power 0:034mW
Net Switching Power 0:027mW
Leakage Power 0:076mW
Total Power 0:137mW
2. Do successive approximation-based analog-to-digital (A/D) conversion with slice that
has -1 to +1 transition.
3. Find the phase oset using result of A/D conversion as well as LUT and apply the
phase oset code to PI.
The ow chart for the burst-mode logic state machine is shown in Fig. 4.23.
To select the slice with -1 to +1 transition, we freeze the DFE feedback to f-1, -1g. By
doing so, it is ensured that only one of the slices which receives the -1 to +1 transition has
low error sampler output while its next neighboring slice has high error sampler output as
shown in Fig. 4.24. The digital burst-mode logic state machine detects this transition in
error sampler output. The samplers as well as reference DAC used to generate VREF are the
same as the ones used for Mueller-Muller CDR logic.
A successive register approximation register (SAR) based method is used for A/D conver-
sion. The error sampler for CDR and reference DAC are reused for successive approximation-
based A/D conversion during burst-mode operation as shown in Fig. 4.25. This obviates the
need for any additional analog circuitry during burst-mode operation. The 4:16 deserializer
is bypassed during A/D conversion to reduce the feedback latency of A/D conversion. The
estimated power and area of the burst-mode digital logic block are given in Table 4.3.
The receiver chip is fabricated in 65 nm CMOS technology and occupies an area of 1:5mm
1:2mm. The chip layout is shown in Fig. 4.26.
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Figure 4.23: Flow chart for burst-mode logic state machine.
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Figure 4.24: An example waveform for f-1, -1, +1, +1g pattern when DFE feedback is
frozen to f-1, -1g.
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Figure 4.25: A/D conversion using error sampler and reference DAC.
Table 4.3: Post-synthesis area and power consumption of edge response estimation block.
Technology 65 nm CMOS
Clock Frequency 1GHz
No. of Comb. Cells 1315
No. of Seq. Cells 155
Total Cell Area 9856m2
Cell Internal Power 1:285mW
Net Switching Power 0:567mW
Leakage Power 0:290mW
Total Power 2:142mW
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4.4 Conclusion
In this chapter we proposed a phase presetting-based burst mode receiver technique that
utilizes link pulse response estimation to reduce the synchronization time. We also described
implementation of a baud-rate sampling burst-mode receiver to demonstrate the ecacy of
the proposed technique. The receiver, designed to operate at the data rate of 16Gb/s,
is implemented in 65 nm CMOS process technology. The highly digital nature and low
analog hardware overhead of the proposed technique make it suitable for ADC-based links
as well as links that utilize more complex modulation schemes such as 4-level pulse amplitude
modulation (PAM4).
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CHAPTER 5
A LOW COMPLEXITY LINK PULSE RESPONSE
ESTIMATION TECHNIQUE
With the phenomenal advances in semiconductor processing, computer architecture and com-
munication technology, we nd ourselves in an era characterized by Big Data and ubiquitous
computing. Data bandwidth requirements of computing platforms are rapidly growing, while
miniaturization and cost factors are enforcing limits on power consumption. Increasingly the
performance of the computing platforms is being limited by their data transfer bandwidth
capabilities. This has given rise to the design of low power, high data rate wireline I/O inter-
faces [1]. These interfaces are characterized by the use of moderate loss channels, as well as
sparing use of equalization to save power. In this chapter, we describe a low complexity, low
overhead pulse response estimation technique that can be used for the characterization of
low-power high-speed I/O interfaces where discrete time equalizers such as decision feedback
equalizer (DFE) are not used.
This chapter is organized as follows. We provide an overview of channel pulse response
in Section 5.1. Section 5.2 briey summarizes the important adaptation and link character-
ization techniques that are used in high speed wireline I/O interfaces. It also describes the
low complexity pulse response characterization technique. Details of implementation and
simulation results are shown in Section 5.3. We conclude this chapter in Section 5.4.
5.1 Background
5.1.1 Channel Losses and Pulse Response
At high data rates, wireline channels such as printed circuit board (PCB) traces and copper
cables exhibit losses and dispersion due to phenomena such as skin eect and dielectric
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Figure 5.1: Frequency response of a 29:8 00 long Megtron-6 channel [82].
loss. These result in inter-symbol interference (ISI) that hinders error-free detection of data.
Channel loss is typically reported at Nyquist frequency. For example, loss of a 29:8 00 long
channel using Megtron-6 PCB material [82] is about 7.1 dB at 3.2GHz as shown in Fig. 5.1.
Corresponding pulse response and eye diagram at the data rate of 6.4Gb/s are shown in
Fig. 5.2 and Fig. 5.3 respectively. The pulse response of a channel is an important tool for
link diagnostics as well as statistical performance evaluation of the link [90]. While the pulse
response of a channel can be derived from its frequency response, it is not always feasible to
measure channel frequency response. Further, many non-linear eects due to output driver
circuit may not be captured by frequency response. On the other hand channel pulse response
is a time domain measure and can capture non-linear eects. With these considerations in
mind, it is desirable to estimate the channel pulse response.
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Figure 5.4: Typical adaptive equalization scheme used in high speed wireline I/O
receivers [88].
5.1.2 Adaptive Equalization for High Speed Wireline I/O Interfaces
For high speed wireline I/O interfaces that operate over high loss channels, adaptive equal-
ization of receiver feed-forward equalizer (FFE) and decision feedback equalizer (DFE) is a
necessity. Use of an analog-to-digital converter (ADC) is too expensive in terms of power and
complexity for high speed I/O interfaces, therefore sign-sign least mean squares (SS-LMS)
algorithm is commonly used for equalizer adaptation [88]. Such scheme typically consists
of an additional variable threshold sampler and adaptation logic as shown in Fig. 5.4. The
variable threshold sampler provides the sign of the error signal (err) to the SS-LMS adapta-
tion logic. Variable threshold is used when amplitude of the incoming signal is unknown and
its value can be adapted using SS-LMS algorithm [88]. Other adaptation algorithms include
BER-based [91], eye diagram-based [92] and spectrum-based [93]. A pulse response based
method is also proposed as rst step of adaptive equalization in [94]. It requires foreground
calibration for pulse response estimation.
5.2 Least Mean Square Channel Estimation
The least mean square (LMS) algorithm is the most commonly used method for adaptive
ltering. Figure 5.5 shows an adaptive lter used as a channel estimator [95]. The input
symbols c[k] are passed through a continuous time lter h(t) that incorporates pulse shaping
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Figure 5.5: Channel estimator as adaptive lter.
lter at the transmitter as well as the actual channel response. The noise n(t), assumed to
be white Gaussian, is added to the continuous channel output. This noisy output is sampled
by the receiver. The sampled value at the receiver can be expressed as
y[k] =
1X
i= 1
c[k   i]h(t0 + iT ) + n[k] (5.1)
where n[k] is the sampled value of n(t), h(t) is the pulse response of the channel and t0 is the
sampling time oset. Output of an equivalent discrete time lter that mimics the channel
can be expressed as
y^[k] =
NX
i= N
c^[k   i]hest[i] (5.2)
where c^[k] are either estimated symbols or training symbols. The LMS algorithm for updat-
ing the lter coecients can be written as
hest[k + 1] = hest[k] + e[k]c^[k] (5.3)
To implement the LMS algorithm in this form would require either a very high speed ADC
to digitize y[k] or a very high speed digital-to-analog converter (DAC) to convert y^[k] to its
equivalent analog voltage. Both these approaches are power hungry and result in signicant
overhead.
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5.2.1 Low Complexity LMS Estimator Implementation
The slow varying nature of wireline channels can be exploited to simplify the implemen-
tation of the LMS channel estimator. One such way would be to use a slow speed DAC
corresponding to a xed input and use error signal to update the coecients only when
the input matches the xed input of the estimator. To illustrate this, consider a simplied
channel estimation scheme shown in Fig. 5.6. Assuming that the estimator is a 3-tap nite
impulse response (FIR) lter, its output for a xed input c^ = [0 1 0]T is given by
y^010 =  hest[ 1] + hest[0]  hest[1] (5.4)
If we subtract y^010 from input y[k], the resulting error would be a valid value only when
y[k] corresponds to input c[k] = [0 1 0]T . By using such pattern ltering, it is possible
to implement the LMS algorithm with much lower analog complexity. Ideally, we should
consider all 2N input patterns for an N-tap FIR estimator with binary inputs. If we assume
the channel to be symmetric, the number of input patterns can be reduced to 2N 1.
Figure 5.7 shows the detailed ow chart for channel estimation. Before beginning the
estimation, we need to wait for the CDR to acquire lock. Once the CDR is locked, its
output can be reliably used for pattern matching and no separate training sequence is needed
for channel estimation. After the CDR is locked, estimator is initialized with coecient
values and an initial input sequence is chosen. Output of the estimator is computed for
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this sequence. A DAC is used to generate corresponding analog threshold voltage for error
sampler. Note that the speed of the DAC is not critical as its input changes slowly and
the LMS adaptation loop can discard the error samples during DAC settling time. After
the DAC is settled, error samples corresponding to input pattern that matches the selected
pattern are accumulated. A xed number (NV ) of samples are accumulated for each pattern.
This assumes that all the patterns are equally probable. After accumulating NV error
samples, the estimator coecients are updated according to the LMS algorithm given by
Eq. 5.3. Subsequently, the next pattern is chosen and the above procedure is repeated. After
exhausting all the patterns, the estimator starts with the initial pattern and repeats this
procedure as long as necessary.
The above procedure is implemented in MATLAB using oating point implementation for
the channel whose pulse response at 6.4Gb/s data rate is shown in Fig. 5.2. A signal-to-noise
ratio (SNR) of 30 dB is assumed along with uniformly distributed phase jitter of 0:1UIpp at
data rate of 6.4Gb/s. The channel is modeled as a 3-tap FIR lter. The LMS update uses
 = 0:001 and NV = 100. The corresponding plot of estimated coecient settling is shown in
Fig. 5.8 for a single simulation. Figure 5.9 overlays the estimated coecients on the channel
pulse response, indicating good estimate of the pulse response at the sampling phase. Fixed
point implementation for a 6-bit DAC is simulated in MATLAB and the resulting coecient
settling characteristic is shown in Fig. 5.10. An eective  = 1=128 and NV = 32 are used
for this simulation. The estimated coecient values are in accordance with the channel pulse
response as seen from Fig. 5.9.
5.3 Hardware Implementation
A possible implementation of the previously explained channel estimation method is shown
in Fig. 5.11. The high speed input data is sampled using three samplers that output data
(D), edge (E), and error (Err) samples. To be able to synthesize the digital CDR and LMS
estimation logic blocks, the sampler outputs are converted to 16-bit parallel buses using
1:16 deserializers (DeSer). The digital CDR block derives 6-bit de-skew code (PI CTRL)
that is input to a phase interpolator (PI). The error sampler clock is derived from another
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Figure 5.7: Flow chart for channel estimation.
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Figure 5.10: Settling characteristic of 3-tap FIR estimation lter using xed point
implementation in MATLAB.
phase interpolator that can add a xed phase oset to the de-skew settings generated by
digital CDR. By varying the phase oset, we can estimate the channel pulse response at
dierent timing phase osets. The LMS logic block uses data and error samples to derive
7-bit code for DAC. The DAC output is used as threshold voltage of the error sampler. For
the simulations, behavioral models are used for all the blocks except the digital CDR block
and LMS logic block. Synthesizable Verilog code is written for digital CDR as well as LMS
logic block.
The simplied implementation of the adaptive estimation lter is shown in Fig. 5.12.
Note that the delays are shown z 1 for convenience. The update rate of the lter is not
uniform by design. Taking advantage of binary nature of the input, no multipliers are used
for implementation. Further, both step size () scaling as well as truncation operations
are achieved at the output of the lter by dropping 6 LSBs of the adder output. Two's
complement arithmetic is used everywhere. The lter uses accumulated valid error samples
to generate 7-bit DAC output code.
115
1:16 DeSer
1:16 DeSer
1:16 DeSer
D
A
C
Phase 
Interpolator
Offset Phase 
Interpolator
Digital 
CDR
DATA
RxCLK
6 PI_CTRL
16
16
LMS 
Logic
16
E
D
Err
7
Synthesizable 
Verilog
Behavioral 
Model
2
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Figure 5.13: Settling characteristic of 3-tap FIR estimation lter using AMS simulation.
5.3.1 Simulation Results
Channel estimation block as well as digital CDR are simulated with the channel shown in
Fig. 5.1 at 6.4Gb/s data rate using Verilog AMS. An ideal transmitter with clock jitter of
1 psrms is assumed. Maximum transmitter amplitude is 250mVpk,di whereas DAC full scale
is assumed to be 275mVdi. Figure 5.13 shows the simulated settling characteristic of the
LMS channel estimation lter. The coecient values are normalized to their full scale values
which in turn depend on the DAC full scale.
By noting that
hest[i] = h(t0 + iT ) (5.5)
when error samples are taken at oset, t0, we can reconstruct the complete pulse response
by sweeping the oset t0 of the error sample. In hardware implementation, this is achieved
by using a separate oset PI for generating error samples. For a 3-tap FIR lter based
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Figure 5.14: Simulated and estimated pulse response of the channel at data rate of
6.4Gb/s.
estimation, pulse response can be estimated for 3UI length. The resulting estimated pulse
response along with the simulated channel pulse response is shown in Fig. 5.14. Good
agreement between simulated pulse response and estimated pulse response is observed.
The digital CDR and the estimator block are synthesized using a 65 nm CMOS process
using regular Vt transistors. The area and power of these blocks after synthesis are shown
in Table 5.1. Note that the power numbers are estimated for 0.9V supply voltage and slow
corner at 125C temperature. These metrics indicate the low overhead of the digital blocks.
Due to relaxed speed requirement of the DAC, it is also expected to consume less power. In
such case most of the power will be consumed by the deserializer for error samples.
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Table 5.1: Post-synthesis area and power consumption of Verilog blocks.
Technology 65 nm CMOS
Clock Frequency 400MHz
No. of Comb. Cells 714
No. of Seq. Cells 159
Total Cell Area 4813m2
Cell Internal Power 0:548mW
Net Switching Power 0:351mW
Leakage Power 0:041mW
Total Power 0:94mW
5.4 Conclusion
We have presented a low complexity channel pulse response estimator using LMS algo-
rithm in this chapter. MATLAB as well as hardware implementation-based simulations
were performed to verify the functionality of the estimator. Pulse response is an important
characteristic of the channel. In future, it is possible to use the estimated pulse response
to adaptively equalize the channel. Presently LMS techniques cannot be directly applied
for combined adaptation of continuous-time equalizer such as CTLE and front-end variable
gain amplier (VGA). Estimated channel pulse response can be utilized to adapt CTLE and
VGA together.
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CHAPTER 6
DESIGN OF A TWO-STAGE DIGITAL
FRACTIONAL-N PLL
Highly digital architectures for fractional-N PLLs have recently gained popularity due to
their portability, recongurability, and compatibility with manufacturing processes opti-
mized for digital circuits. Use of digital loop lter in fractional-N PLLs obviates the need for
external loop lter components, providing area and cost benets over their analog counter-
parts. To leverage these benets, various digital fractional-N PLL architectures have been
proposed. These can be broadly classied in following four categories: (i) PLLs with integer
 dividers and time-to-digital converters (TDCs) [96, 97], (ii) high resolution fractional
divider-based PLLs [98, 99, 100], (iii) fractional counter-based PLLs [101, 102], and (iv) 
frequency-to-digital converter-based PLLs [103, 104, 105].
An integer  divider and TDC-based fractional-N PLL is shown in Fig. 6.1(a). It
resembles closely to a conventional analog  fractional-N PLL. It consists of a time-to-
digital converter (TDC) that detects the phase dierence between reference input (REF)
and the output of multi-modulus divider (MMD). The output of TDC is processed by a
digital loop lter (DLF), whose output controls the digitally controlled oscillator (DCO).
The division ratio of the multi-modulus divider is dithered using a digital  modulator
according to the fractional control word NFRAC. The TDC replaces charge pump and phase
detector in the analog PLL. The digital loop lter replaces the analog loop lter. The digital
fractional-N PLL occupies much smaller area compared to its analog counterpart thanks
to the digital loop lter. The digital architecture is also more friendly to process scaling.
Additionally, digital PLL architecture is more amenable to quantization noise cancellation.
The input phase dierence seen by the TDC consists of a deterministic component and a
random component. The deterministic component is caused by the use of  modulator
to control MMD and depends on the dierence between fractional control word NFRAC and
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Figure 6.1: Simplied block diagrams of (a) integer  divider and TDC-based PLL, (b)
fractional  divider-based PLL, (c) fractional counter-based PLL, and (d) 
FDC-based PLL.
digital  modulator output. This dierence can then be subtracted from TDC output to
cancel the deterministic quantization noise of the digital  modulator. Such quantization
noise cancellation scheme enables wide bandwidth operation of the fractional-N PLL. For
the cancellation to be eective, a high resolution TDC as well as precise knowledge of TDC
gain is necessary. TDC gain calibration mechanisms such as least-mean squares adaptation
loop [96] increase the PLL design complexity.
The second type of PLL architecture, shown in Fig. 6.1(b), uses a high resolution frac-
tional divider (FDIV) to signicantly reduce the quantization noise generated due to the 
divider. This relaxes the resolution requirement of the TDC, enabling use of a 1-bit bang-
bang phase detector [98]. The fractional divider can be implemented using a delay-chain
based digital-to-time converter (DTC) [98] or a phase interpolator [99]. Delay-chain based
DTC needs to be calibrated to match its digital-to-delay gain to one DCO period, resulting
in increased complexity. On the other hand, phase interpolator-based DTC does not require
gain calibration [99].
A simplied block diagram of a fractional counter based PLL is depicted in Fig. 6.1(c). The
combination of integer counter (CNTR), TDC, and dierentiator block (1 z 1) operates as
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a fractional counter that provides the number of output cycles in one reference period with
a fractional precision. The frequency control word NFRAC is subtracted from the count to
obtain DCO frequency error. An accumulator block (ACC) accumulates the DCO frequency
error to provide an estimate of phase error to the digital loop lter, DLF. The precision of
the fractional counter is decided by the TDC precision. Furthermore, the TDC gain also
needs to be calibrated so that its full scale output corresponds to input phase error of one
DCO period [101].
It is interesting to note that the fractional counter can be thought of as a ash frequency-
to-digital converter (FDC). The FDC-based PLL (FDCPLL) shown in Fig. 6.1(d) instead
utilizes an oversampled  frequency-to-digital converter ( FDC) [103, 104, 105]. Frac-
tional frequency control word NFRAC is subtracted from  FDC output to estimate DCO
frequency error. This error is accumulated using an accumulator (ACC) to estimate phase
error. The digital loop lter processes this error to control DCO frequency. FDCPLL oers
advantages similar to TDC-based PLLs such as low area and scaling friendly nature due to
their highly digital implementation. The  FDC exploits noise-shaping and oversampling
to improve its accuracy. Therefore, unlike the fractional counter based PLL architecture,
FDCPLL does not require a high resolution TDC. To implement quantization noise cancel-
lation, knowledge of quantizer gain inside the  FDC is necessary. Typically the multi-bit
quantizer gain is xed by design [106, 105] to enable quantization noise cancellation.
Most implementations of the previously described architectures require calibration of TDC
or DTC gain to improve their performance. Additionally, a high resolution TDC or DTC
is also needed for eective quantization noise cancellation. In this chapter, we present a
PLL architecture that avoids use of high resolution TDC or DTC and does not require any
gain calibration mechanism for low power, low jitter operation. This is achieved by using
a fractional divider based 1-bit rst order  FDC. Use of a phase interpolator (PI) for
fractional division obviates the need for calibration while rst order  FDC enables a
simple implementation. We also propose the use of multiplying delay-locked loop (MDLL)
based integer-N reference multiplication to exploit the benets of oversampling in a  FDC.
We discuss 1-bit rst order  FDC in more detail in the next section. In Section 6.2 we
provide details of the proposed two-stage PLL architecture. The implementation of critical
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circuits is described in Section 6.3. The measurement results are shown in Section 6.4. We
conclude the chapter by summarizing the ndings of this work in Section 6.5.
6.1  Frequency to Digital Converter
Principles of oversampling and noise-shaping are often used in analog-to-digital and digital-
to-analog conversion systems.  FDCs utilize these same principles for high resolution
frequency-to-digital conversion while utilizing coarse quantizers. A  FDC with DCO in
the feedback was proposed in [107], while a  FDC utilizing a divider in the feedback was
proposed in [108]. As depicted in Fig. 6.2(a) a basic 1-bit rst order  FDC consists of a
dual-modulus divider (DMD) controlled by the output of a D ip-op (DFF) that acts as
a 1-bit phase quantizer (PQ) [108]. A high frequency clock, CKDCO, is divided by a factor
of N or N+1 based on the PQ output, DOUT. The output of DMD is used as D input of
the phase quantizer ip-op. Reference clock input (CKREF) is used as sampling clock of
the phase quantizer ip-op. Illustrative steady-state waveforms when frequency of CKDCO
(FDCO) is 2.25 times frequency of CKREF (FREF) and N=2 are shown in Fig. 6.2(b). In this
case when CKREF is lagging the divider output CKDIV, the division ratio is changed to 3;
otherwise the division ratio is equal to 2. In steady state the FDC loop operates such that
the average phase dierence between CKDIV and CKREF is zero. An equivalent model of
the basic rst order  FDC is shown in Fig. 6.3. Let REF[n] and DCO[n] be the period
sequences of the reference clock (CKREF) and DCO output (CKDCO), respectively. The zero
time crossing sequence of CKREF is denoted as tREF[n] and zero crossing time sequence of
the divider output (CKDIV) is denoted as tDIV[n]. The transformation of period sequence to
zero crossing time sequence corresponds to an implicit integration from frequency to phase.
Therefore the DMD combines the functions of a DAC as well as integrator in  FDC. The
D ip-op plays the role of a 1-bit phase quantizer (PQ). The 1-bit  FDC is analogous
to a 1-bit  ADC and it digitizes the period dierence, or equivalently the frequency
dierence, between its inputs, CKREF and CKDCO. It can be shown that the basic rst order
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 FDC satises the following equation [108]:
t[n] = t[n 1]+f(N+0:5)DCO[n 1] REF[n 1]g 0:5sgn(t[n 1])DCO[n 1] (6.1)
where t[n] = tREF[n]   tDIV[n] and sgn(x) are the sequence of input phase error to the
quantizer and sign function, respectively. In steady state, Eft[n]g = Eft[n  1]g, where
Efg denotes the mean value operator. This results in
DOUT,avg =
REF,avg   (N + 0:5)DCO,avg
DCO,avg
(6.2)
where
DOUT[n] = sgn(t[n])
is the digital output of the  FDC. REF,avg and DCO,avg denote the average period of the
CKREF and CKDCO, respectively. In terms of frequency, we can also write
DOUT,avg =
FDCO,avg
FREF,avg
  (N + 0:5) (6.3)
Figure 6.4(a) depicts how a  FDC may be used to achieve fractional-N frequency multi-
plication [104, 105]. The DCO output clock (CKDCO) as well as reference clock (CKREF) are
fed to  FDC. In steady state, the output of the  FDC equals the fractional frequency
dierence, , between CKDCO and CKREF. Frequency error signal, FERR, is obtained by sub-
tracting this fractional oset  2 ( 0:5; 0:5) from  FDC output. A digital accumulator
(ACC) accumulates FERR to estimate the phase error signal, ERR. A proportional-integral
control-based digital loop lter (DLF) processes the phase error and controls the DCO. By
virtue of DLF integral path, in steady-state it is ensured that
REF,avg = (N + 0:5 + )DCO,avg
i.e. FDCO,avg = (N + 0:5 + )FREF,avg
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Figure 6.2: (a) Block diagram of a basic 1-bit rst order  frequency-to-digital converter,
and (b) illustrative waveforms for FDCO = 2:25FREF, N=2.
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Figure 6.3: Block diagram of a basic 1-bit rst order  frequency-to-digital converter.
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Figure 6.4: Simplied block diagram of (a) FDCPLL with non-zero  FDC output, and
(b) FDCPLL with zero  FDC output.
An alternate method of using a  FDC in a fractional-N PLL is shown in Fig. 6.4(b) [109,
110]. A digital  modulator based integer divider ( DIV) is used to provide a divided
clock input to the  FDC. This is analogous to an analog  fractional-N PLL. Due to
the  integer divider, the average input to the  FDC is always zero. As a result no
separate subtraction of the fractional oset is necessary. As before, the output of  FDC
denotes the frequency error FERR. A phase accumulator integrates FERR to obtain phase
error estimate ERR, which is processed by digital loop lter to control DCO.
In the context of rst order  FDC with 1-bit quantizer, the FDCPLL architecture
shown in Fig. 6.4(b) oers some interesting advantages. Fixing average input of the 
FDC nominally to zero improves its tonal behavior. Furthermore, a technique for feedback
gain scaling using the digital  modulator of the  DIV can also be applied to increase
the in-band gain of the  FDC [109]. Note that this architecture for  FDC with zero
average input is called phase minimization loop (PML) in [109]. In the next sub-section we
delve into the details of zero input  FDC.
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6.1.1 Zero Input  FDC
Figure 6.5(a) depicts a basic zero input rst order  FDC. The output of the phase
quantizer (PQ) is added to the output of a digital  modulator () to generate the
multi-modulus divider (MMD) modulus v[n]. It is assumed that the phase quantizer (PQ)
output is either 0 or 1. In steady state the mean value of v[n] is
vavg =  +DOUT,avg
DOUT,avg =
REF,avg   (N + vavg)DCO,avg
DCO,avg
(6.4)
where N is the integer part of the multiplication factor. When used in a FDC-based PLL,
we can force the average  FDC output to mid-scale (i.e. 0.5 in this case), which results
in
REF,avg = (N + 0:5 + )DCO,avg
i.e. FDCO,avg = (N + 0:5 + )FREF,avg
Figure 6.5(b) shows another zero input rst order  FDC that uses gain-scaled feed-
back [109]. The output of phase quantizer (PQ) is scaled by a factor KFB < 1 and added to
the input of a digital  modulator () to generate the multi-modulus divider (MMD)
modulus v[n]. It is assumed that the phase quantizer (PQ) output is either -1 or +1. In
steady-state the mean value of v[n] is
vavg =  +KFBDOUT,avg
DOUT,avg =

REF,avg   (N + vavg)DCO,avg
DCO,avg

When used in a FDCPLL, we can force the mean  FDC output to mid-scale (i.e. 0 in
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Figure 6.5: Simplied block diagram of (a) basic zero input  FDC, and (b) zero input
 FDC with feedback gain scaling [109].
this case), which results in
REF,avg = (N + )DCO,avg
i.e. FDCO,avg = (N + )FREF,avg
It is important to note that the use of digital  modulator enables use of KFB < 2
 1 which
is not possible to do otherwise.
Having looked at various rst order  FDC architectures, next we describe their impact
on FDCPLL performance.
6.1.2 TDC Analogy for  FDC
To study the impact of  FDC on PLL performance, it is useful to observe that the cascade
of  FDC and digital accumulator is analogous to a high resolution TDC as depicted in
Fig. 6.6. The rst order dierences of reference phase (REF(z)) and DCO phase (DCO(z))
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Figure 6.6: Cascade of  FDC and accumulator viewed as an equivalent TDC.
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Figure 6.7: Detailed small signal model for cascade of  FDC and accumulator.
are scaled to obtain the period error signal, TERR(z). TREF and TDCO denote the average
time period of the reference clock and DCO output, respectively. The  FDC digitizes this
signal to generate its output DOUT(z). A digital accumulator converts DOUT(z) to digital
phase error signal, E(z). This is equivalent to a TDC with inputs REF and DCO and output
E(z). Therefore, by deriving equivalent TDC characteristics, we can utilize the conventional
TDC-based PLL analysis techniques to predict the impact of  FDC characteristics on
FDCPLL performance.
A detailed small signal model of the  FDC with accumulator is shown in Fig. 6.7. As
described above, the period error signal, TERR(z), is the dierence between reference period
and DCO period. It is given by
TERR(z) = (1  z 1)TREF
2
REF(z)  (1  z 1)TDCO
2
DCO(z) (6.5)
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Figure 6.8: Simplied small signal model with  transfer functions for cascade of 
FDC and accumulator.
Note that average reference period (TREF) and average DCO period (TDCO) are related by
frequency multiplication factor, Nnom, as
TREF = NnomTDCO
The quantization error added by the digital  modulator is denoted as EDDSM(z), while
EPQ(z) denotes the quantization error of the phase quantizer. The linearized gain of the 1-bit
phase quantizer is denoted as KPQ, and the quantizer feedback gain is denoted as TPQ. We
denote the signal transfer function (STF) of the  FDC as STF(z) and phase quantization
noise transfer function (NTF) as NTF(z). Therefore,
STF(z) , DOUT(z)
TERR(z)
NTF(z) , DOUT(z)
EPQ(z)
With the above transfer functions in mind, the simplied small signal model is shown in
Fig. 6.8. Contributions of reference phase noise, DCO phase noise as well as digital 
quantization noise and phase quantization noise to the digital phase error output can be
found if we know the STF(z) and NTF(z) of the  FDC. Therefore, in the following
discussion, we focus our attention on the  FDC transfer functions.
To understand the benet of feedback gain scaling, consider the simplied small signal
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Figure 6.9: Simplied small signal equivalent block diagram for zero input  FDC with
feedback gain scaling [109].
equivalent model shown in Fig. 6.9. A constant gain KPQ is used as a linear model for the
1-bit phase quantizer. The feedback gain, TPQ, of the phase quantizer is equal to KFBTDCO.
If we assume that there is no overloading of the  FDC and that phase quantization noise
EPQ(z) is white with power spectral density of
2
3FREF
 
LSB2=Hz

, the STF of the  FDC
is given by
STF(z) =
KPQz
 1
1  (1 KPQTPQ)z 1 (6.6)
The DC gain is given by
DOUT(z)
TERR(z)

z=1
=
1
TPQ
=
1
KFBTDCO
(6.7)
Note that the DC gain of the  FDC STF does not depend on the linearized phase quantizer
gain KPQ. This property of  FDC obviates the need for DC gain calibration of the 
FDC despite using a 1-bit phase quantizer that is typically needed in bang-bang PLLs [109].
NTF of the  FDC is given by
NTF(z) =
1  z 1
1  (1 KPQTPQ)z 1 (6.8)
Based on Fig. 6.8, the digital phase error due to ERR(z) is given by
E(z)
ERR(z)
=
KPQz
 2
1  (1 KPQTPQ)z 1 (6.9)
Similarly, the digital phase error due to digital  quantization noise as well as PQ quan-
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tization noise is given by
EQ,Total(z) = EDDSM(z)TDCO
KPQz
 2
(1  (1 KPQTPQ)z 1)(1  z 1)
+ EPQ(z)
z 1
1  (1 KPQTPQ)z 1 (6.10)
For low-to-mid frequencies, the contribution from EPQ(z) is much larger than that from
EDDSM(z). Therefore,
EQ,Total(z)  EPQ(z) z
 1
1  (1 KPQTPQ)z 1 (6.11)
The DC gain for quantization noise is given by
EQ,Total(z)
EPQ(z)

z=1
=
1
KPQTPQ
(6.12)
At low frequencies, quantization noise power spectral density referred to ERR(z) input,
EQ,In(z), is given by
EQ,In(z) =
EPQ(z)
KPQ
sec2=Hz (6.13)
Clearly, a larger KPQ results in lower input referred quantization noise. It is interesting
to note that while the DC gain of the input to output transfer function does not depend
on phase quantizer gain, both bandwidth of the transfer function and noise suppression do
depend on phase quantizer gain. The eective linear gain of the 1-bit phase quantizer can
be calculated using the following equation [111]:
KPQ =
Efsgn(t)tg
Eft2g (6.14)
where t[n] is the phase error at the input of the phase quantizer. For small values of KFB,
the probability density function (pdf) of t is the same as that of the running sum of the
second order digital  modulator output. Figure 6.10 shows the pdf of the running sum of
the second order digital  output as well as pdf of phase quantizer input for KFB = 2
 6.
Using the pdf of the running sum of the digital  output, we can calculate the eective
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Figure 6.10: Probability density function of simulated phase quantizer input phase error
for  FDC with and without feedback.
linear gain of the phase quantizer to be
KPQ =
2
TDCO
(6.15)
Large feedback gain KFB results in larger input span for the phase quantizer as seen in
Fig. 6.10. Therefore, to maximize KPQ, we should minimize KFB. There are two issues
with reducing KFB below a certain limit. First, the full-scale range of the  FDC is
2TPQ = 2KFBTDCO. A smaller value of KFB reduces this full-scale range, which may result
in increased in-band phase noise due to overload. Second, the STF bandwidth depends
on KFB. The rst order  FDC can also be thought of as an integrator connected in a
feedback loop. The continuous time approximation of the transfer function of this integrator
is
HI(s) =
KPQ
sTREF
(6.16)
When this integrator is connected in negative feedback conguration with feedback gain of
TPQ, the DC gain of the resulting conguration is 1/TPQ. The -3dB bandwidth of such
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Figure 6.11: Simulated and estimated FDC input to output signal transfer function (STF)
for various values of KFB.
conguration is given by
!-3dB =
KPQTPQ
TREF
=
KPQKFBTDCO
TREF
(6.17)
Therefore, as KFB reduces, bandwidth of the STF reduces. Note that any additional low
frequency pole introduced by  FDC STF may destabilize the overall FDCPLL loop.
Therefore it is desirable to increase the bandwidth of  FDC STF to achieve wide-band
FDCPLL operation. Figure 6.11 shows the simulated and estimated input to output transfer
functions for various values of KFB which conrm our predictions. We observe that for low
KFB, the phase quantizer gain mostly depends on digital  quantization noise. When used
in conjunction with an integer multi-modulus divider, the peak-to-peak value of the running
sum of digital  modulator is as large as 2TDCO. This large input range of the phase
quantizer limits the maximum value of KPQ to 2/TDCO.
To be able to use 1-bit rst order  FDC in a wide-band fractional-N PLL, a large
KPQ, and FREF are needed. Large FREF also has an added benet of reducing in-band
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Figure 6.12: Simplied block diagram of proposed fractional divider based  FDC.
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Figure 6.13: Simplied small signal equivalent block diagram for proposed PI-based 
FDC.
power spectral densities of both digital  modulator quantization noise as well as PQ
quantization noise. To increase KPQ, it is necessary to reduce the input span of the phase
quantizer. We propose a fractional divider based rst order  FDC that utilizes a PI for
fractional division [112] resulting in phase quantizer input span reduction. We also present
a two-stage PLL architecture that uses a rst stage integer-N clock multiplier to increase
the reference frequency input of second-stage fractional-N FDCPLL.
6.1.3 Proposed PI-based  FDC
Simplied block diagram of the proposed  FDC is shown in Fig. 6.12. The divider input is
accumulated using a digital phase accumulator (DPA). The integer part of the DPA output
is given to a MMD, while the fractional part is given to the PI. PI cancels the quantization
error of the MMD and limits the input span of the phase quantizer to TDCO=2
NPI 1 for an NPI
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bit PI. Figure 6.13 shows a small signal equivalent block diagram of the proposed PI-based
 FDC. It is the same as that of gain-scaled FDC except for one crucial dierence. The
quantization error step for the digital  modulator is reduced from TDCO to TDCO=2
NPI .
Note that the fractional divider contributes no additional quantization error if the digital
 modulator provides input with the same resolution as PI. Probability density function
based on simulated histogram of the phase quantizer input phase error for a PI-based 
FDC is shown in Fig. 6.14. The input span of the phase quantizer reduces by a factor of 64
in case of a PI-based  FDC with 6-b PI resolution. Therefore the eective linear gain of
the phase quantizer, KPQ, increases to
KPQ =
2NPI+1
TDCO
(6.18)
in case of an NPI bit PI-based FDC when KFB is small. Simulations indicate that calculated
KPQ changes from 126 to 45 when KFB is increased from 2
 10 to 2 6. The lower limit on
KFB is decided by the required capture range as well as 1=f
2 noise of the VCO in the PLL.
The plot of estimated and simulated input to output signal transfer function is shown in
Fig. 6.15. The increase in bandwidth when PI-based fractional divider is used is evident
from this plot.
6.2 Proposed Architecture
Figure 6.16 shows the block diagram of the FDC-based fractional PLL architecture. The
output of the  FDC, FERR, is accumulated to nd the phase error, ERR. A conventional
proportional-integral type of digital loop lter generates a digital control word for the DCO.
A  modulator based digital-to-analog converter followed by a low pass lter is used to
generate the control voltage VC for a LC-VCO. A type-II loop is chosen for implementation
as it oers superior suppression of the VCO icker noise. Figure 6.17 shows the simplied
small signal equivalent block diagram of the proposed FDCPLL. The small signal model
derived for cascade of  FDC and digital accumulator in the previous section is used to
simplify the loop analysis of the FDCPLL. The digital phase error signal E(z) is given as
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Figure 6.16: Block diagram of the proposed FDCPLL.
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Figure 6.17: Simplied small signal equivalent block diagram of the proposed FDCPLL.
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input to the digital loop lter with transfer function H(z). The output of DLF controls the
DCO frequency. The frequency quantization error of the DCO is denoted as EQDCO(z) while
the DCO phase noise is denoted as NDCO(z). The DCO gain in units of Hz/LSB is denoted
as KDCO. The output of the FDCPLL is denoted as DCO(z) and the reference input phase is
denoted as REF(z). STF(z) and NTF(z) are the signal transfer function and noise transfer
function of the  FDC, respectively. The loop gain of the FDCPLL is given by
LG(z) =
T2REFKDCO
Nnom
 z
 1
1  z 1  STF(z)  H(z) (6.19)
Following the parameterization method described in [113], we dene
G(z) =
LG(z)
1 + LG(z)
(6.20)
Let the power spectral densities of digital  quantization noise,  FDC quantization
noise, DCO quantization noise, DCO phase noise, and reference phase noise be denoted as
SQ,DDSM(z), SPQ(z), SQ,DCO(z), SN,DCO(z), and SN,REF(z) respectively. The overall output
noise power spectral density is given by
SN,DCO(z) =
 22NPI G(z)
2 SQ,DDSM(z) +  2TREF  NTF(z)(1  z 1)STF(z)  Nnom G(z)
2 SPQ(z)
+
2KDCOTREF1  z 1  (1 G(z))
2 SQ,DCO(z) + j(1 G(z))j2 SN,DCO(z)
+ jNnom G(z)j2 SN,REF(z) (6.21)
The in-band phase noise of this PLL is limited by the  FDC quantization error, EPQ(z).
The FDC quantization error can be reduced by increasing the reference frequency of the 
FDC-based PLL. As explained previously, the signal transfer function bandwidth of the 
depends on reference frequency. Therefore a larger reference frequency input to FDCPLL
results in both wide-band operation as well as lower quantization noise. Larger reference
frequency also pushes the quantization noise of the digital  modulator present in 
FDC to higher frequencies [114]. The eect of using a larger input reference frequency on
 FDC signal transfer function is shown in Fig. 6.18. Behavioral simulations conrm that
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a higher reference frequency improves STF bandwidth of the  FDC. To take advantage of
improved performance of the  FDC-based PLL with higher input reference frequency, we
propose the use of a two-stage PLL architecture. The block diagram of the two-stage PLL is
shown in Fig. 6.19. The rst stage digital multiplying delay-locked loop (MDLL) generates
a 500MHz high frequency reference (REFHF) from a 31.25MHz external crystal oscillator.
The choice of MDLL is inuenced by its excellent low frequency phase noise performance due
to reference injection mechanism [39]. REFHF is used as reference input for the proposed
PI-based  FDC in the second stage FDC-based PLL (FDCPLL). The FDC output is
decimated by a factor of 4 to obtain a 10-bit frequency error (FERR), which is accumulated
to generate the phase error word (ERR). ERR is subsequently fed to a proportional-integral
digital loop lter to achieve Type-II PLL response. A second order digital  modulator
truncates the 14-bit loop lter output to 5-bits and drives a current-mode DAC. A second
order passive RC low-pass lter suppresses the shaped DAC quantization error and generates
control voltage, VC, to tune the LC-VCO frequency. While rst stage MDLL improves the
performance of FDCPLL by increasing the reference frequency, it also adds phase noise to
the overall system. Therefore, careful design of the MDLL is necessary for achieving good
overall performance.
In the next section, we describe the implementation of important circuits blocks in the
proposed PLL.
6.3 Implementation
The proposed PI-based  FDC is implemented as shown in Fig. 6.20. The phase interpola-
tor is implemented using a shift register-based Multi-Phase Generator (MPG) followed by a
current-mode logic-based phase mixer [115]. This architecture avoids the need for quadrature
phases and relaxes timing constraints for the phase interpolator control circuitry. MPG gen-
erates clock phases used for phase mixing (0;1) as well as clock signals used for clocking
digital-to-analog converter inside phase mixer (CKDAC) and for clocking synthesized digital
logic (CKDIG). These phases are generated from a low frequency input clock provided by
multi-modulus divider. A D ip-op implemented using double-tail latch type sense ampli-
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Figure 6.19: Block diagram of the proposed two-stage PLL.
141
DFF
CKREF
DOUT
PQ
CKDIV
NFRAC
KFB
Phase
Mixer
DPI
CKVCO
FDC Digital Logic
N+v[n]
2
nd
Ord.
ΔΣ Mod
Z
-1
Multi-
Phase
Gen
NINT
CKDAC
CKDIG
Φ0
Φ1
Figure 6.20: Block diagram of the proposed PI-based  FDC implementation.
er circuit [116] is used as 1-bit phase quantizer (PQ). The output of the phase quantizer is
scaled and added to 20-bit fractional frequency control word NFRAC. A second order digital
 modulator quantizes this input to generate a 6-bit output. An accumulator used as
digital phase accumulator (DPA) generates control words for 6-bit phase mixer as well as
multi-modulus integer divider. Integer division control word NINT is added to DPA output
before feeding it to the multi-modulus divider. It should be noted that this implementation
introduces feedback loop delay of around 4 reference cycles. The eect of this loop delay
is found to be negligible from behavioral simulations. Placing the phase mixer after the
multi-modulus divider obviates the need for extra logic that would otherwise be needed for
large phase shifts [99], albeit at the cost of worse linearity.
The simplied block diagram of the multi-phase generator is shown in Fig. 6.21. This shift
register-based implementation generates coarse clock phases (0;1) that are subsequently
used in the phase mixer for interpolation. In addition, clocks for synthesized digital logic
(CKDIG) and phase mixer DAC (CKDAC) are also generated by the multi-phase generator.
Output of the multi-modulus divider is sampled by using D ip-ops that are clocked by high
frequency clock output from VCO. As a result the outputs of the shift register D ip-ops are
ideally spaced by DCO period, TDCO. In practice, the clock-to-Q delays of D ip-ops also
inuence the phase spacing. Maintaining the phase spacing between 0 and 1 is important
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Figure 6.21: Block diagram of shift register-based multi-phase generator.
as these phases are used by the phase mixer for ne phase interpolation. Any spacing error
between these phases contributes to gain error in the phase interpolator characteristic. To
minimize the spacing error, clock-to-Q delay mismatch of these ip-ops is minimized by
matching their input as well as output parasitic capacitance loading. Furthermore, the
extra D ip-ops inserted at the beginning and at the end of the shift register ensure better
matching between 0 and 1 waveforms. The outputs of these ip-ops are used for clocking
the digital logic as well as phase mixer DAC. Note that the phase spacing is not very critical
for these clock signals.
The phase mixer schematic is shown in Fig. 6.22. As described before, phases 0 and 1,
which are TDCO apart, are generated by the multi-phase generator. As the multi-modulus
divider output waveform has a pulse width of 2TDCO, the waveforms for 0 and 1 inherit
this pulse width. These pulses, spaced by TDCO, are passed through slew rate control
buers to a CML-based phase mixer. The mixer performs phase interpolation between 0
and 1 according to the 6-bit control word DPI. A 63-element thermometer-coded current
steering DAC is used to control the interpolation weight in a monotonic fashion. Phase
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interpolator linearity has a great impact on the spur performance of the FDCPLL. Therefore,
interpolation linearity is improved by pre-distorting the DAC unit elements and controlling
the rise/fall times of 0 and 1. Negative edges of 0 and 1 waveforms are used for
interpolation as better linearity is achieved due to their vicinity to multiple transitions as
opposed to positive edges. Two xed half LSB current sources are used to improve phase
mixer bandwidth. Figure 6.23 shows the simulated typical non-linear characteristic of the
phase interpolator. Note that gain error is included in the plot as phase interpolator gain
error also has adverse impact on FDCPLL performance.
The block diagram of the rst stage digital MDLL is shown in Fig. 6.24 [117]. The MDLL
utilizes a highly digital architecture. The reference edge is injected into the multiplexed ring
oscillator using a select logic block, denoted as SELG and a divider. Low output frequency
of the MDLL eases the design of the edge injection circuitry. A D ip-op acts as a 1-bit
phase quantizer to detect the phase dierence between the reference input and the MDLL
output. A digital accumulator followed by a  modulator based DAC and low pass lter,
LPF, generate the control voltage for the multiplexed ring oscillator. The edge injection
mechanism of the MDLL achieves low jitter by suppressing the jitter accumulation in the
multiplexed ring oscillator. Consequently low power operation is also achieved as less power
needs to be burned in the ring oscillator.
For the FDCPLL, the digitally controlled oscillator is implemented using hybrid approach
as described in [100]. The phase accumulator, decimation lter, and digital proportional-
integral loop lter are implemented using automatic synthesis and place/route tools.
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6.4 Measurement Results
The die micrograph of the proposed two-stage PLL is shown in Fig. 6.25. The prototype
chip is fabricated in a 65 nm CMOS process. It operates on a supply voltage of 1V. The rst
stage MDLL and second stage FDCPLL occupy an active area of 0:22mm2 and 0:32mm2,
respectively. The total power consumption when generating a 5.054GHz output from a
31.25MHz reference input is 10.1mW, out of which the MDLL consumes 3mW. The detailed
breakdown of two-stage PLL power consumption is shown in Fig. 6.26.
We rst describe the second stage FDCPLL measurements. To evaluate the performance of
the 2nd stage  FDC-based PLL, an external reference of 500MHz is used. The impact of
varying the  feedback gain, KFB, on FDCPLL performance at 5.25GHz output frequency
is shown in Fig. 6.27. At this frequency, the digital  modulator input is zero in the
present implementation. This is similar to measuring the performance of a TDC-based PLL
at integer multiplication factors. From the measurement, we observe that for large KFB
values the FDCPLL loop phase margin is low resulting in peaking and limit cycles. This
is attributed to reduced KPQ and lower STF bandwidth for  FDC. As KFB is reduced,
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Figure 6.26: Detailed power breakdown of the two-stage PLL.
KPQ as well as STF bandwidth increases. This results in improved phase margin as well as
lower input referred quantization noise of the  FDC. Consequently, the integrated jitter
reduces from 3.69 psrms to 299 fsrms, and in-band phase noise at 600 kHz oset reduces from
-94.2 dBc/Hz to -109.3 dBc/Hz as KFB is reduced from 2
 3 to 2 10. It is also interesting
to note that for suciently low KFB, FDCPLL bandwidth remains almost constant and
independent of jitter as bandwidth of the  FDC STF becomes large enough to achieve
good phase margin for FDCPLL loop.
Figure 6.28 shows the PLL output phase noise spectra with dierent congurations at
output frequency of 5.053955GHz when the fractional spur is out-of-band. These congu-
rations include a type I PLL with a gain-scaled  FDC without PI, a type II PLL with a
gain-scaled  FDC without PI, and a type II PLL with the proposed PI-based  FDC.
The benets of the type II loop are evident at low frequencies, as the PLLs using type II
loop oer 41 dB higher suppression of the DCO icker noise at 1 kHz. Furthermore, the large
phase quantizer non-linearity present in type II PLL with gain-scaled  FDC without PI,
appears at the output in the form of increased in-band phase noise and peaking. For exactly
the same loop parameters, the proposed PI-based  FDC results in 14 dB better noise oor
as well as wider bandwidth compared to gain-scaled  FDC. The PLL with gain-scaled
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Figure 6.27: Measured output phase noise, integrated jitter (j), and in-band phase noise
oor (IBN) for various KFB values when proposed FDCPLL operates at output frequency
of 5.25GHz.
 FDC exhibits peaking as high as 26 dB compared to the noise oor obtained using the
proposed PI-based  FDC. The type I PLL shows an integrated jitter of 12.72 psrms in the
frequency range of 1 kHz to 30MHz due to inferior suppression of DCO noise. Type II PLL
jitter using gain scaled FDC without PI is 1.67 psrms while the PLL jitter using the proposed
PI-based FDC is 375 fsrms in the frequency range of 1 kHz to 30MHz. The PLL also achieves
low in-band phase noise of -106.1 dBc/Hz using the proposed PI-based FDC. Figure 6.29
shows the PLL output phase noise spectra with dierent congurations at output frequency
of 5.031738GHz when the fractional spur is in-band. Again, the benets of the type II loop
are evident at low frequencies, as the PLLs using type II loop oer 39 dB higher suppression
of the DCO icker noise at 1 kHz. Furthermore, the large phase quantizer non-linearity
present in type II PLL with gain-scaled  FDC without PLL, appears at the output in the
form of increased in-band noise oor and peaking. For exactly the same loop parameters, the
proposed PI-based  FDC results in 13 dB better noise oor as well as wider bandwidth
compared to gain-scaled  FDC. The PLL with gain-scaled  FDC exhibits peaking as
high as 25 dB compared to the noise oor obtained using the proposed PI-based  FDC.
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Figure 6.28: Measured output phase noise for various FDCPLL congurations for output
frequency of 5.053955GHz.
The type I PLL shows an integrated jitter of 10.1 psrms in the frequency range of 1 kHz to
30MHz due to inferior suppression of VCO noise. Type II PLL jitter using gain scaled FDC
without PI is 1.59 psrms while the PLL jitter using the proposed PI-based FDC is 404 fsrms
in the frequency range of 1 kHz to 30MHz. The PLL also achieves low in-band phase noise
of -106 dBc/Hz using the proposed PI-based FDC. The in-band fractional spur at 488 kHz
has a strength of -51.4 dBc in the case of the proposed PI-based FDC, which increases to
-44.1 dBc when PI is not used.
Fractional codes are swept starting from oset frequency of 4.875GHz to measure the
integrated jitter and spur performance of the FDCPLL as shown in Fig. 6.30 and Fig. 6.31,
respectively. The integrated jitter varies between 464 fsrms and 2.43 psrms, while the maximum
spur strength varies between -31 dBc and -59 dBc. When the digital  output is tone-free,
we obtain the integrated jitter and spur performance as plotted in Fig. 6.32 and Fig. 6.33,
respectively, for frequencies oset from 5.03125GHz. In this case the integrated jitter varies
between 373 fsrms and 409 fsrms, while the maximum spur strength varies between -53 dBc
and -80 dBc.
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Figure 6.29: Measured output phase noise for various FDCPLL congurations for output
frequency of 5.031738GHz.
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Figure 6.31: Measured maximum output spur for fractional frequencies o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4.875GHz.
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Figure 6.33: Measured maximum output spur for fractional frequencies oset from
5.03125GHz.
The two-stage PLL achieves larger than 1MHz bandwidth when generating 5.054GHz
output frequency from a 31.25MHz crystal reference. The overall output phase noise of the
proposed two-stage PLL is plotted in Fig. 6.34. The output phase noise of the 1st stage
MDLL is also plotted. When integrated from 1 kHz to 30MHz, the MDLL output jitter
is 1.09 psrms whereas the overall two-stage PLL jitter is 848 fsrms. The increase in output
jitter can be attributed to the increased low frequency phase noise from crystal reference
as well as MDLL. The in-band phase noise level of -101.6 dBc/Hz at 600 kHz achieved by
using a 1-bit  FDC-based PLL corresponds to an equivalent TDC resolution of around
5 ps. It is also seen that MDLL output has a spur at 91 kHz that appears at the FDCPLL
output with a strength of -59.3 dBc. This spur is believed to be caused by the  DAC in
the MDLL implementation. The overall output phase noise of the proposed two-stage PLL
while generating output frequency of 5.031738GHz is plotted in Fig. 6.35. This fractional
frequency causes an in-band spur of -35 dBc at 488 kHz frequency. When integrated from
1 kHz to 30MHz, the overall two-stage PLL jitter is 1.22 psrms. The in-band phase noise
level is still maintained at -101.6 dBc/Hz. This measurement indicates that the second stage
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Figure 6.34: Measured two-stage PLL output phase noise for output frequency of
5.053955GHz.
FDCPLL performance is sensitive to its reference input jitter.
Figure 6.36 and Fig. 6.37 show the output voltage spectrum of the MDLL and the second
stage output, respectively, when the nal output frequency is 5.053955GHz. Reference spur
of 48 dBc is measured at the MDLL output. The second stage FDCPLL further suppresses
this reference spur to 77 dBc.
The performance of the proposed two-stage PLL and its comparison with other calibration-
free digital fractional-N PLLs is shown in Table 6.1. The proposed PLL achieves more than
10 dB better normalized in-band noise oor as well as superior gure of merit compared to
other calibration-free digital PLLs.
6.5 Conclusion
In summary, we presented a 1st order 1-bit  FDC architecture that utilizes a PI-based
fractional divider to mitigate phase quantizer non-linearities. As demonstrated by measure-
ment results, this achieves in lower in-band phase noise and a wide bandwidth operation for
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Figure 6.35: Measured two-stage PLL output phase noise for output frequency of
5.031738GHz.
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Figure 6.36: Measured MDLL output voltage spectrum.
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Table 6.1: Performance comparison with calibration-free fractional-N PLLs.
This Work JSSC'08 ASSCC'12 JSSC'13
2-Stage
PLL
FDCPLL [109] [110] [99]
Technology 65 nm 130 nm 65 nm 130 nm
Architecture 1-b  FDC
1-b 
FDC
1-b 
FDC
MOBBPD
Supply [V] 1 1.4 1 1.3
Area [mm2] 0.54 0.32 0.7 0.13 0.25
Ref. Freq. [MHz] 31.25 500 185.5 430 25
Output Freq. [GHz] 5.054 2.2 5.8 1.004
RMS Jitter [ps] 0.85 0.38   1.03 1.9
In-band Ph. Noise
[dBc/Hz]a
-101.6 -106.1 -77.8 -91.2 -91
Bandwidth [kHz] 1000 142 200 1000
Power [mW] 10.1 7.1 14 8 7.4
FoM [dB]b -231 -239.9   -230.7 -225.7
aNormalized to 5.054GHz b FoM [dB] = 10  log10 (([s])2  (P[mW]))
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a PLL. We also presented a two-stage calibration-free fractional-N PLL architecture that
facilitates the use of  FDC by increasing its input reference frequency.
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CHAPTER 7
CONCLUSION
In this work, we analyzed and evaluated various system-level energy eciency metrics for
I/O interfaces. It is seen that rapid on-o I/O interfaces consume power in proportion with
the data rate requirement without signicantly degrading latency of the interface. It is
important to achieve short turn-on and turn-o time for the interface circuitry to achieve
this behavior.
Highly digital clock multipliers and use of digitally assisted analog circuits are proposed
as the main techniques that allow interface circuitry to turn on and o rapidly. We demon-
strated these techniques using a prototype rapid on-o transmitter chip. The proposed trans-
mitter, owing to its short turn-on time, has power consumption proportional to its eective
data rate, translating to an almost constant energy eciency over a wide range of utilization
levels. The transmitter operates over a 125X data rate range with power consumption that
scales by 67X for 32-byte data bursts. A fast frequency settling DXRO architecture and
a rapid on-o biasing circuit have been proposed to achieve this performance. The DXRO
architecture uses resistor-based tuning and avoids the use of bias voltages for fast frequency
settling. The fast charging technique used for ROOB circuit shows almost 30X improvement
in its settling time compared to a diode-connected bias circuit. We have also proposed an
analytical BER computation method to evaluate the impact of transmitter rapid on-o op-
eration on the BER performance of the I/O interface using MDLL settling measurements
and always-on transmitter measurements.
We have also proposed a phase presetting-based burst-mode receiver technique that utilizes
link pulse response estimation to reduce the synchronization time. The highly digital nature
and low analog hardware overhead of the proposed technique make it suitable for ADC-based
links as well as links that utilize more complex modulation schemes such as 4-level pulse
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amplitude modulation (PAM4). A low complexity channel pulse response estimator using
the LMS algorithm is also described. MATLAB as well as hardware implementation-based
simulations were performed to verify the functionality of the estimator. This estimation
technique can be utilized for implementing a phase presetting technique for burst-mode
CDR for low power receivers operating over moderately lossy channels.
In the end, we presented a rst order 1-bit  FDC architecture that utilizes a PI-based
fractional divider to mitigate phase quantizer non-linearities. As demonstrated by mea-
surement results, the proposed  FDC achieves lower in-band phase noise and a wide
bandwidth for a PLL. We also presented a two-stage calibration-free fractional-N PLL ar-
chitecture that facilitates the use of  FDC by increasing its input reference frequency.
158
REFERENCES
[1] M. Mansuri, J. Jaussi, J. Kennedy, T.-C. Hsueh, S. Shekhar, G. Balamurugan,
F. O'Mahony, C. Roberts, R. Mooney, and B. Casper, \A scalable 0.128-1Tb/s, 0.8-
2.6 pJ/bit, 64-lane parallel I/O in 32-nm CMOS," IEEE J. Solid-State Circuits, vol. 48,
no. 12, pp. 3229{3242, Dec 2013.
[2] W.-Y. Shin, G.-M. Hong, H. Lee, J.-D. Han, S. Kim, K.-S. Park, D.-H. Lim, J.-
H. Chun, D.-K. Jeong, and S. Kim, \A 4.8Gb/s impedance-matched bidirectional
multi-drop transceiver for high-capacity memory interface," in IEEE ISSCC Dig. Tech.
Papers, Feb. 2011, pp. 494{496.
[3] B. Casper, A. Martin, J. Jaussi, J. Kennedy, and R. Mooney, \An 8-Gb/s simultaneous
bidirectional link with on-die waveform capture," IEEE J. Solid-State Circuits, vol. 38,
no. 12, pp. 2111{2120, Dec. 2003.
[4] M. Bucher, R. Kollipara, B. Su, L. Gopalakrishnan, K. Prabhu, P. Venkatesan, K. Ka-
viani, B. Daly, B. Stonecypher, W. Dettlo, T. Stone, F. Heaton, Y. Lu, C. Madden,
S. Bangalore, J. Eble, N. Nguyen, and L. Luo, \A 6.4-Gb/s near-ground single-ended
transceiver for dual-rank DIMM memory interface systems," IEEE J. Solid-State Cir-
cuits, vol. 49, no. 1, pp. 127{139, Jan. 2014.
[5] HyperTransport Consortium. [Online]. Available: http://www.hypertransport.org/
[6] Peripheral Component Interconnect Special Interest Group. [Online]. Available:
https://www.pcisig.com/specications/pciexpress/
[7] B. Casper and F. O'Mahony, \Clocking analysis, implementation and measurement
techniques for high-speed data links - a tutorial," IEEE Trans. Circuits Syst. I, vol. 56,
no. 1, pp. 17{39, Jan. 2009.
[8] PCI Express 3.0 electrical. PCI-SIG. [Online]. Available: http://www.pcisig.com/
developers/main/trainingn materials/
[9] M.-J. Lee, W. Dally, and P. Chiang, \Low-power area-ecient high-speed I/O circuit
techniques," IEEE J. Solid-State Circuits, vol. 35, no. 11, pp. 1591{1599, Nov. 2000.
[10] J. Poulton, R. Palmer, A. Fuller, T. Greer, J. Eyles, W. Dally, and M. Horowitz, \A
14-mW 6.25-Gb/s transceiver in 90-nm CMOS," IEEE J. Solid-State Circuits, vol. 42,
no. 12, pp. 2745{2757, Dec. 2007.
159
[11] F. O'Mahony, J. E. Jaussi, J. Kennedy, G. Balamurugan, M. Mansuri, C. Roberts,
S. Shekhar, R. Mooney, and B. Casper, \A 4710Gb/s 1.4mW/Gb/s parallel interface
in 45 nm CMOS," IEEE J. Solid-State Circuits, vol. 45, no. 12, pp. 2828{2837, Dec.
2010.
[12] V. Krishnaswamy, D. Huang, S. Turullols, and J. Shin, \Bandwidth and power man-
agement of glueless 8-socket SPARC T5 system," in IEEE ISSCC Dig. Tech. Papers,
Feb. 2013, pp. 58{59.
[13] R. Palmer, J. Poulton, A. Fuller, J. Chen, and J. Zerbe, \Design considerations for low-
power high-performance mobile logic and memory interfaces," in Proc. Asian Solid-
State Circuits Conference A-SSCC, Nov. 2008, pp. 205{208.
[14] L. Zhang, B. Ciftcioglu, M. Huang, and H. Wu, \Injection-Locked clocking: A new
GHz clock distribution scheme," in Proc. Custom Integrated Circuits Conference CICC,
Sep. 2006, pp. 785{788.
[15] K. Fukuda, H. Yamashita, G. Ono, R. Nemoto, E. Suzuki, N. Masuda, T. Takemoto,
F. Yuki, and T. Saito, \A 12.3-mW 12.5-Gb/s complete transceiver in 65-nm CMOS
process," IEEE J. Solid-State Circuits, vol. 45, no. 12, pp. 2838{2849, Dec. 2010.
[16] B. Casper, \Energy ecient multi-Gb/s I/O: Circuit and system design techniques,"
in IEEE Workshop on Microelectronics and Electron Devices (WMED), April 2011.
[17] L. Barroso and U. Holzle, \The case for energy-proportional computing," IEEE Com-
puter, vol. 40, no. 12, pp. 33{37, Dec. 2007.
[18] T. Benson, A. Anand, A. Akella, and M. Zhang, \Understanding data center trac
characteristics," SIGCOMM Comput. Commun. Rev., vol. 40, no. 1, pp. 92{99, Jan.
2010.
[19] G.-Y. Wei, J. Kim, D. Liu, S. Sidiropoulos, and M. Horowitz, \A variable-frequency
parallel I/O interface with adaptive power-supply regulation," IEEE J. Solid-State
Circuits, vol. 35, no. 11, pp. 1600{1610, Nov. 2000.
[20] J. Kim and M. Horowitz, \Adaptive supply serial links with sub-1-V operation and
per-pin clock recovery," IEEE J. Solid-State Circuits, vol. 37, no. 11, pp. 1403{1413,
Nov. 2002.
[21] G. Balamurugan, J. Kennedy, G. Banerjee, J. Jaussi, M. Mansuri, F. O'Mahony,
B. Casper, and R. Mooney, \A scalable 5-15Gbps, 14-75mW low-power I/O
transceiver in 65 nm CMOS," IEEE J. Solid-State Circuits, vol. 43, no. 4, pp. 1010{
1019, Apr. 2008.
[22] B. Leibowitz, R. Palmer, J. Poulton, Y. Frans, S. Li, J. Wilson, M. Bucher, A. Fuller,
J. Eyles, M. Aleksic, T. Greer, and N. Nguyen, \A 4.3GB/s mobile memory interface
with power-ecient bandwidth scaling," IEEE J. Solid-State Circuits, vol. 45, no. 4,
pp. 889{898, April 2010.
160
[23] J. Zerbe, B. Daly, W. Dettlo, T. Stone, W. Stonecypher, P. Venkatesan, K. Prabhu,
B. Su, J. Ren, B. Tsang, B. Leibowitz, D. Dunwell, A. Carusone, and J. Eble, \A
5.6Gb/s 2.4mW/Gb/s bidirectional link with 8ns power-on," in Proc. Symposium on
VLSI Circuits (VLSIC), June 2011, pp. 82{83.
[24] V. Soteriou and L.-S. Peh, \Exploring the design space of Self-Regulating Power-Aware
On/O interconnection networks," IEEE Trans. Parallel Distrib. Syst., vol. 18, no. 3,
pp. 393{408, Mar. 2007.
[25] J. Luo, N. K. Jha, and L.-S. Peh, \Simultaneous dynamic voltage scaling of processors
and communication links in Real-Time distributed embedded systems," IEEE Trans.
VLSI Syst., vol. 15, no. 4, pp. 427{437, Apr. 2007.
[26] R. Marculescu, U. Y. Ogras, L.-S. Peh, N. E. Jerger, and Y. Hoskote, \Outstanding
research problems in NoC design: System, microarchitecture, and circuit perspectives,"
IEEE Trans. Computer-Aided Design, vol. 28, no. 1, pp. 3{21, Jan. 2009.
[27] T. Burd and R. Brodersen, \Design issues for dynamic voltage scaling," in Proc. Int.
Symposium on Low Power Electronics and Design (ISLPED), July 2000, pp. 9{14.
[28] T. D. Burd, \Energy-ecient processor system design," Ph.D. dissertation, University
of California Berkeley, 2001.
[29] T. Sakurai and A. R. Newton, \Alpha-power law MOSFET model and its applications
to CMOS inverter delay and other formulas," IEEE J. Solid-State Circuits, vol. 25,
no. 2, pp. 584{594, Apr. 1990.
[30] A. Papoulis and S. Pillai, Probability, Random Variables and Stochastic Processes,
4th ed. Tata McGraw-Hill, 2002, ch. 16.
[31] M. Talegaonkar, A. Elshazly, K. Reddy, P. Prabha, T. Anand, and P. Hanumolu, \An
8 Gb/s - 64 Mb/s, 2.3 - 4.2 mW/Gb/s burst-mode transmitter in 90 nm CMOS,"
IEEE J. Solid-State Circuits, vol. 49, no. 10, pp. 2228{2242, Oct. 2014.
[32] G.-Y. Tak, S.-B. Hyun, T. Y. Kang, B. G. Choi, and S. S. Park, \A 6.3-9-GHz CMOS
fast settling PLL for MB-OFDM UWB applications," IEEE J. Solid-State Circuits,
vol. 40, no. 8, pp. 1671{1679, Aug. 2005.
[33] J. Dunning, G. Garcia, J. Lundberg, and E. Nuckolls, \An all-digital phase-locked
loop with 50-cycle lock time suitable for high-performance microprocessors," IEEE J.
Solid-State Circuits, vol. 30, no. 4, pp. 412{422, April 1995.
[34] J. Lee and B. Kim, \A low-noise fast-lock phase-locked loop with adaptive bandwidth
control," IEEE J. Solid-State Circuits, vol. 35, no. 8, pp. 1137{1145, Aug. 2000.
[35] S. Dal Toso, A. Bevilacqua, M. Tiebout, S. Marsili, C. Sandner, A. Gerosa, and
A. Neviani, \UWB fast-hopping frequency generation based on sub-harmonic injection
locking," IEEE J. Solid-State Circuits, vol. 43, no. 12, pp. 2844{2852, Dec. 2008.
161
[36] D. Dunwell, A. Carusone, J. Zerbe, B. Leibowitz, B. Daly, and J. Eble, \A 2.3-4GHz
injection-locked clock multiplier with 55.7% lock range and 10-ns power-on," in Proc.
IEEE Custom Integrated Circuits Conference (CICC), Sept. 2012, pp. 1{4.
[37] S. Drago, D. Leenaerts, B. Nauta, F. Sebastiano, K. Makinwa, and L. Breems, \A
200A duty-cycled PLL for wireless sensor nodes in 65 nm CMOS," IEEE J. Solid-
State Circuits, vol. 45, no. 7, pp. 1305{1315, July 2010.
[38] R. Farjad-Rad, W. Dally, H.-T. Ng, R. Senthinathan, M.-J. Lee, R. Rathi, and J. Poul-
ton, \A low-power multiplying DLL for low-jitter multigigahertz clock generation in
highly integrated digital chips," IEEE J. Solid-State Circuits, vol. 37, no. 12, pp.
1804{1812, Dec. 2002.
[39] A. Elshazly, R. Inti, B. Young, and P. Hanumolu, \Clock multiplication techniques
using digital multiplying delay-locked loops," IEEE J. Solid-State Circuits, vol. 48,
no. 6, pp. 1416{1428, 2013.
[40] B. Helal, M. Straayer, G.-Y. Wei, and M. Perrott, \A highly digital MDLL-based
clock multiplier that leverages a self-scrambling time-to-digital converter to achieve
subpicosecond jitter performance," IEEE J. Solid-State Circuits, vol. 43, no. 4, pp.
855{863, April 2008.
[41] J. Tierno, A. Rylyakov, and D. Friedman, \A wide power supply range, wide tuning
range, all static CMOS all digital PLL in 65 nm SOI," IEEE J. Solid-State Circuits,
vol. 43, no. 1, pp. 42{51, Jan. 2008.
[42] D.-H. Oh, D.-S. Kim, S. Kim, D.-K. Jeong, and W. Kim, \A 2.8Gb/s all-digital CDR
with a 10b monotonic DCO," in IEEE ISSCC Dig. Tech. Papers, Feb. 2007, pp. 222{
223.
[43] H. Song, D.-S. Kim, D.-H. Oh, S. Kim, and D.-K. Jeong, \A 1.0-4.0-Gb/s all-digital
CDR with 1.0-ps period resolution DCO and adaptive proportional gain control,"
IEEE J. Solid-State Circuits, vol. 46, no. 2, pp. 424{434, Feb. 2011.
[44] J. Bulzacchelli, M. Meghelli, S. Rylov, W. Rhee, A. Rylyakov, H. Ainspan, B. Parker,
M. Beakes, A. Chung, T. Beukema, P. Pepeljugoski, L. Shan, Y. Kwark, S. Gowda,
and D. Friedman, \A 10-Gb/s 5-tap DFE/4-tap FFE transceiver in 90-nm CMOS
technology," IEEE J. Solid-State Circuits, vol. 41, no. 12, pp. 2885{2900, Dec. 2006.
[45] C. Menol, T. Toi, R. Reutemann, M. Ruegg, P. Buchmann, M. Kossel, T. Morf, and
M. Schmatz, \A 25Gb/s PAM4 transmitter in 90 nm CMOS SOI," in IEEE ISSCC
Dig. Tech. Papers, vol. 1, Feb. 2005, pp. 72{73.
[46] F. J. Mesa-Martinez, E. K. Ardestani, and J. Renau, \Characterizing processor ther-
mal behavior," in Proc. Int. Conference on Architectural Support for Programming
Languages and Operating Systems (ASPLOS), Mar. 2010, pp. 193{204.
162
[47] K. T. Malladi, I. Shaeer, L. Gopalakrishnan, D. Lo, B. C. Lee, and M. Horowitz,
\Rethinking DRAM power modes for energy proportionality," in Proc. IEEE/ACM
Int. Symposium on Microarchitecture (MICRO), Dec. 2012, pp. 131{142.
[48] T. Anand, M. Talegaonkar, A. Elshazly, B. Young, and P. Hanumolu, \A 2.5GHz
2.2mW/25W on/o-state power 2 psrms-long-term-jitter digital clock multiplier with
3-reference-cycles power-on time," in IEEE ISSCC Dig. Tech. Papers, Feb. 2013, pp.
256{257.
[49] T. Ali, A. Hafez, R. Drost, R. Ho, and C.-K. K. Yang, \A 4.6GHz MDLL with -46 dBc
reference spur and aperture position tuning," in IEEE ISSCC Dig. Tech. Papers, Feb.
2011, pp. 466{468.
[50] Analysis software for DSA8300 sampling oscilloscopes. Tektronix. [Online]. Available:
http://www.tek.com/sites/tek.com/les/media/media/resources/61Wn 18868n 6.pdf
[51] T. Beukema, M. Sorna, K. Selander, S. Zier, B. Ji, P. Murfet, J. Mason, W. Rhee,
H. Ainspan, B. Parker, and M. Beakes, \A 6.4-Gb/s CMOS SerDes core with feed-
forward and decision-feedback equalization," IEEE J. Solid-State Circuits, vol. 40,
no. 12, pp. 2633{2645, Dec. 2005.
[52] A. Agrawal, J. Bulzacchelli, T. Dickson, Y. Liu, J. Tierno, and D. Friedman, \A 19-
Gb/s serial link receiver with both 4-tap FFE and 5-tap DFE functions in 45-nm SOI
CMOS," IEEE J. Solid-State Circuits, vol. 47, no. 12, pp. 3220{3231, Dec. 2012.
[53] J. Bulzacchelli, C. Menol, T. Beukema, D. Storaska, J. Hertle, D. Hanson, P.-H.
Hsieh, S. Rylov, D. Furrer, D. Gardellini, A. Prati, T. Morf, V. Sharma, R. Kelkar,
H. Ainspan, W. Kelly, L. Chieco, G. Ritter, J. Sorice, J. Garlett, R. Callan, M. Brandli,
P. Buchmann, M. Kossel, T. Toi, and D. Friedman, \A 28-Gb/s 4-tap FFE/15-tap
DFE serial link transceiver in 32-nm SOI CMOS technology," IEEE J. Solid-State
Circuits, vol. 47, no. 12, pp. 3232{3248, Dec. 2012.
[54] T. Toi, C. Menol, M. Ruegg, R. Reutemann, D. Dreps, T. Beukema, A. Prati,
D. Gardellini, M. Kossel, P. Buchmann, M. Brandli, P. Francese, and T. Morf, \A 2.6
mW/Gbps 12.5 Gbps RX with 8-tap switched-capacitor DFE in 32 nm CMOS," IEEE
J. Solid-State Circuits, vol. 47, no. 4, pp. 897{910, April 2012.
[55] P. Francese, T. Toi, P. Buchmann, M. Brandli, C. Menol, M. Kossel, T. Morf,
L. Kull, and T. Andersen, \A 16 Gb/s 3.7 mW/Gb/s 8-tap DFE receiver and baud-
rate CDR with 31 kppm tracking bandwidth," IEEE J. Solid-State Circuits, vol. 49,
no. 11, pp. 2490{2502, Nov. 2014.
[56] J. Han, Y. Lu, N. Sutardja, K. Jung, and E. Alon, \A 60Gb/s 173mW receiver frontend
in 65nm CMOS technology," in Proc. Symposium on VLSI Circuits (VLSIC), June
2015, pp. C230{C231.
163
[57] M. Harwood, N. Warke, R. Simpson, T. Leslie, A. Amerasekera, S. Batty, D. Col-
man, E. Carr, V. Gopinathan, S. Hubbins, P. Hunt, A. Joy, P. Khandelwal, B. Kil-
lips, T. Krause, S. Lytollis, A. Pickering, M. Saxton, D. Sebastio, G. Swanson,
A. Szczepanek, T. Ward, J. Williams, R. Williams, and T. Willwerth, \A 12.5Gb/s
SerDes in 65nm CMOS using a baud-rate ADC with digital receiver equalization and
clock recovery," in IEEE ISSCC Dig. Tech. Papers, Feb. 2007, pp. 436{591.
[58] J. Cao, B. Zhang, U. Singh, D. Cui, A. Vasani, A. Garg, W. Zhang, N. Kocaman,
D. Pi, B. Raghavan, H. Pan, I. Fujimori, and A. Momtaz, \A 500 mW ADC-based
CMOS AFE with digital calibration for 10 Gb/s serial links over KR-backplane and
multimode ber," IEEE J. Solid-State Circuits, vol. 45, no. 6, pp. 1172{1185, June
2010.
[59] E.-H. Chen, R. Yousry, and C.-K. Yang, \Power optimized ADC-based serial link
receiver," IEEE J. Solid-State Circuits, vol. 47, no. 4, pp. 938{951, April 2012.
[60] E. Tabasy, A. Shak, K. Lee, S. Hoyos, and S. Palermo, \A 6 bit 10 GS/s TI-SAR
ADC with low-overhead embedded FFE/DFE equalization for wireline receiver appli-
cations," IEEE J. Solid-State Circuits, vol. 49, no. 11, pp. 2560{2574, Nov. 2014.
[61] B. Zhang, A. Nazemi, A. Garg, N. Kocaman, M. Ahmadi, M. Khanpour, H. Zhang,
J. Cao, and A. Momtaz, \A 40 nm CMOS 195 mW/55 mW dual-path receiver AFE
for multi-standard 8.5-11.5 Gb/s serial links," IEEE J. Solid-State Circuits, vol. 50,
no. 2, pp. 426{439, Feb. 2015.
[62] R. Navid, E.-H. Chen, M. Hossain, B. Leibowitz, J. Ren, C.-H. Chou, B. Daly, M. Alek-
sic, B. Su, S. Li, M. Shirasgaonkar, F. Heaton, J. Zerbe, and J. Eble, \A 40 Gb/s serial
link transceiver in 28 nm CMOS technology," IEEE J. Solid-State Circuits, vol. 50,
no. 4, pp. 814{827, April 2015.
[63] F. Spagna, L. Chen, M. Deshpande, Y. Fan, D. Gambetta, S. Gowder, S. Iyer, R. Ku-
mar, P. Kwok, R. Krishnamurthy, C.-C. Lin, R. Mohanavelu, R. Nicholson, J. Ou,
M. Pasquarella, K. Prasad, H. Rustam, L. Tong, A. Tran, J. Wu, and X. Zhang, \A
78mW 11.8Gb/s serial link transceiver with adaptive RX equalization and baud-rate
CDR in 32nm CMOS," in IEEE ISSCC Dig. Tech. Papers, Feb. 2010, pp. 366 {367.
[64] K. Mueller and M. Muller, \Timing recovery in digital synchronous data receivers,"
IEEE Trans. Commun., vol. 24, no. 5, pp. 516{531, May 1976.
[65] G. Gangasani, C.-M. Hsu, J. Bulzacchelli, T. Beukema, W. Kelly, H. Xu, D. Freitas,
A. Prati, D. Gardellini, R. Reutemann, G. Cervelli, J. Hertle, M. Baecher, J. Gar-
lett, P.-A. Francese, J. Ewen, D. Hanson, D. Storaska, and M. Meghelli, \A 32 Gb/s
backplane transceiver with on-chip AC-coupling and low latency CDR in 32 nm SOI
CMOS technology," IEEE J. Solid-State Circuits, vol. 49, no. 11, pp. 2474{2489, Nov.
2014.
164
[66] B. Leibowitz, J. Kizer, H. Lee, F. Chen, A. Ho, M. Jeeradit, A. Bansal, T. Greer, S. Li,
R. Farjad-Rad, W. Stonecypher, Y. Frans, B. Daly, F. Heaton, B. Gariepp, C. Werner,
N. Nguyen, V. Stojanovic, and J. Zerbe, \A 7.5Gb/s 10-tap DFE receiver with rst
tap partial response, spectrally gated adaptation, and 2nd-order data-ltered CDR,"
in IEEE ISSCC Dig. Tech. Papers, Feb. 2007, pp. 228{229.
[67] X.-Z. Qiu, X. Yin, J. Verbrugghe, B. Moeneclaey, A. Vyncke, C. Van Praet, G. Torfs,
J. Bauwelinck, and J. Vandewege, \Fast synchronization 3R burst-mode receivers for
passive optical networks," J. Lightwave Technol., vol. 32, no. 4, pp. 644{659, Feb.
2014.
[68] M. Banu and A. Dunlop, \A 660 Mb/s CMOS clock recovery circuit with instantaneous
locking for NRZ data and burst-mode transmission," in IEEE ISSCC Dig.Tech. Papers,
Feb. 1993, pp. 102{103.
[69] J. Lee and M. Liu, \A 20-Gb/s burst-mode clock and data recovery circuit using
injection-locking technique," IEEE J. Solid-State Circuits, vol. 43, no. 3, pp. 619{630,
Mar. 2008.
[70] J. Terada, K. Nishimura, S. Kimura, H. Katsurai, N. Yoshimoto, and Y. Ohtomo, \A
10.3 Gb/s burst-mode CDR using a  DAC," IEEE J. Solid-State Circuits, vol. 43,
no. 12, pp. 2921{2928, Dec 2008.
[71] L. C. Cho, C. Lee, C. C. Hung, and S. I. Liu, \A 33.6-to-33.8 Gb/s burst-mode CDR
in 90 nm CMOS technology," IEEE J. Solid-State Circuits, vol. 44, no. 3, pp. 775{783,
Mar. 2009.
[72] W.-S. Choi, T. Anand, G. Shu, A. Elshazly, and P. Hanumolu, \A burst-mode digital
receiver with programmable input jitter ltering for energy proportional links," IEEE
J. Solid-State Circuits, vol. 50, no. 3, pp. 737{748, Mar. 2015.
[73] J. Kim and D.-K. Jeong, \Multi-gigabit-rate clock and data recovery based on blind
oversampling," IEEE Commun. Mag., vol. 41, no. 12, pp. 68{74, Dec. 2003.
[74] H. Tagami, S. Kozaki, K. Nakura, S. Kohama, M. Nogami, and K. Motoshima, \A
burst-mode bit-synchronization IC with large tolerance for pulse-width distortion for
gigabit Ethernet PON," IEEE J. Solid-State Circuits, vol. 41, no. 11, pp. 2555{2565,
Nov. 2006.
[75] N. Suzuki, K. Nakura, S. Kozaki, H. Tagami, M. Nogami, and J. Nakagawa, \82.5
GSample/s (10.3125 GHz X 8 phase clocks) burst-mode CDR for 10G-EPON systems,"
Electronics Letters, vol. 45, no. 24, pp. 1261{1263, Nov. 2009.
[76] T. Anand, M. Talegaonkar, A. Elkholy, S. Saxena, A. Elshazly, and P. Hanumolu, \A
7 Gb/s embedded clock transceiver for energy proportional links," IEEE J. Solid-State
Circuits, vol. 50, no. 12, pp. 3101{3119, Dec. 2015.
165
[77] A. Rylyakov, J. Proesel, S. Rylov, B. Lee, J. Bulzacchelli, A. Ardey, B. Parker,
M. Beakes, C. Baks, C. Schow, and M. Meghelli, \A 25 Gb/s burst-mode receiver for
low latency photonic switch networks," IEEE J. Solid-State Circuits, vol. 50, no. 12,
pp. 3120{3132, Dec. 2015.
[78] K. Ohno and F. Adachi, \Fast clock synchroniser using initial phase presetting DPLL
(IPP-DPLL) for burst signal reception," Electronics Letters, vol. 27, no. 21, pp. 1902{
1904, Oct. 1991.
[79] M. Hossain, F. Aquil, P. S. Chau, B. Tsang, P. Le, J. Wei, T. Stone, B. Daly, C. Tran,
J. Eble, K. Knorpp, and J. Zerbe, \A fast-lock, jitter ltering all-digital DLL based
burst-mode memory interface," IEEE J. Solid-State Circuits, vol. 49, no. 4, pp. 1048{
1062, Apr. 2014.
[80] Z. Xu, S. Lee, M. Miyahara, and A. Matsuzawa, \A 0.84ps-LSB 2.47mW time-to-
digital converter using charge pump and SAR-ADC," in Proc. IEEE Custom Integrated
Circuits Conference (CICC), Sept. 2013, pp. 1{4.
[81] J. G. Proakis, Digital Communications, 4th ed. McGraw-Hill, 2001, ch. 10.
[82] M. Shanbhag. (2011, Apr.) 100 Gb/s simulated
backplane channels. TE Connectivity. [Online]. Avail-
able: http://www.ieee802.org/3/100GCU/public/ChannelData/TEC 11 0428/TEC
STRADAWhisper29p8in Meg6 Channel IEEE802 3 100GbCu 04282011.zip
[83] Y. Hidaka, W. Gai, T. Horie, J. H. Jiang, Y. Koyanagi, and H. Osone, \A 4-channel
1.25 - 10.3 Gb/s backplane transceiver macro with 35 dB equalizer and sign-based zero-
forcing adaptive control," IEEE J. Solid-State Circuits, vol. 44, no. 12, pp. 3547{3559,
Dec. 2009.
[84] A. Momtaz and M. Green, \An 80 mW 40 Gb/s 7-tap T/2-spaced feed-forward equal-
izer in 65 nm CMOS," IEEE J. Solid-State Circuits, vol. 45, no. 3, pp. 629{639, Mar.
2010.
[85] S. Pavan, \A xed transconductance bias technique for CMOS analog integrated cir-
cuits," in Proc. Int. Symp. Circ. Syst., vol. 1, May 2004, pp. I{661{4 Vol.1.
[86] K.-L. Wong, A. Rylyakov, and C.-K. Yang, \A 5-mW 6-Gb/s quarter-rate sampling
receiver with a 2-tap DFE using soft decisions," IEEE J. Solid-State Circuits, vol. 42,
no. 4, pp. 881{888, Apr. 2007.
[87] H. Lee, C. H. Yue, S. Palermo, K. Mai, and M. Horowitz, \Burst mode packet receiver
using a second order DLL," in Proc. Symposium on VLSI Circuits (VLSIC), June
2004, pp. 264{267.
[88] V. Stojanovic, A. Ho, B. Garlepp, F. Chen, J. Wei, G. Tsang, E. Alon, R. Kollipara,
C. Werner, J. Zerbe, and M. Horowitz, \Autonomous dual-mode (PAM2/4) serial
link transceiver with adaptive equalization and data recovery," IEEE J. Solid-State
Circuits, vol. 40, no. 4, pp. 1012{1026, Apr. 2005.
166
[89] S. Puligundla, F. Spagna, L. Chen, and A. Tran, \Validating the performance of a
32nm CMOS high speed serial link receiver with adaptive equalization and baud-rate
clock data recovery," in Proc. IEEE Int. Test Conference (ITC), Nov. 2010, pp. 1{5.
[90] A. Sanders, \Statistical simulation of physical transmission media," IEEE Trans. Adv.
Packag., vol. 32, no. 2, pp. 260 {267, May 2009.
[91] E.-H. Chen, J. Ren, B. Leibowitz, H.-C. Lee, Q. Lin, K. Oh, F. Lambrecht, V. Sto-
janovic, J. Zerbe, and C.-K. Yang, \Near-optimal equalizer and timing adaptation for
I/O links using a BER-based metric," IEEE J. Solid-State Circuits, vol. 43, no. 9, pp.
2144{2156, Sept. 2008.
[92] T. Suttorp and U. Langmann, \A 10-Gb/s CMOS serial-link receiver using eye-opening
monitoring for adaptive equalization and for clock and data recovery," in Proc. IEEE
Custom Integrated Circuits Conference (CICC), Sept. 2007, pp. 277{280.
[93] S. Gondi and B. Razavi, \Equalization and clock and data recovery techniques for
10-Gb/s CMOS serial-link receivers," IEEE J. Solid-State Circuits, vol. 42, no. 9, pp.
1999{2011, Sept. 2007.
[94] S. Son, H.-S. Kim, M.-J. Park, K. Kim, E.-H. Chen, B. Leibowitz, and J. Kim, \A 2.3-
mW, 5-Gb/s low-power decision-feedback equalizer receiver front-end and its two-step,
minimum bit-error-rate adaptation algorithm," IEEE J. Solid-State Circuits, vol. 48,
no. 11, pp. 2693{2704, 2013.
[95] N. R. Shanbhag, Signal Processing Kernels for Communications. ECE 560 Class
Notes, 2012, ch. 4.
[96] C.-M. Hsu, M. Straayer, and M. Perrott, \A low-noise wide-BW 3.6-GHz digital 
fractional-N frequency synthesizer with a noise-shaping time-to-digital converter and
quantization noise cancellation," IEEE J. Solid-State Circuits, vol. 43, no. 12, pp.
2776{2786, Dec. 2008.
[97] C.-W. Yao and A. Wilson, \A 2.8-3.2-GHz fractional-N digital PLL with ADC-assisted
TDC and inductively coupled ne-tuning DCO," IEEE J. Solid-State Circuits, vol. 48,
no. 3, pp. 698{710, Mar. 2013.
[98] D. Tasca, M. Zanuso, G. Marzin, S. Levantino, C. Samori, and A. Lacaita, \A 2.9-4.0-
GHz fractional-N digital PLL with bang-bang phase detector and 560 fsrms integrated
jitter at 4.5-mW power," IEEE J. Solid-State Circuits, vol. 46, no. 12, pp. 2745{2758,
Dec. 2011.
[99] R. Nonis, W. Grollitsch, T. Santa, D. Cherniak, and N. Da Dalt, \digPLL-Lite: A
low-complexity, low-jitter fractional-N digital PLL architecture," IEEE J. Solid-State
Circuits, vol. 48, no. 12, pp. 3134{3145, Dec. 2013.
[100] A. Elkholy, T. Anand, W.-S. Choi, A. Elshazly, and P. Hanumolu, \A 3.7 mW low-
noise wide-bandwidth 4.5 GHz digital fractional-N PLL using time amplier-based
TDC," IEEE J. Solid-State Circuits, vol. 50, no. 4, pp. 867{881, April 2015.
167
[101] R. Staszewski, J. Wallberg, S. Rezeq, C.-M. Hung, O. Eliezer, S. Vemulapalli, C. Fer-
nando, K. Maggio, R. Staszewski, N. Barton, M.-C. Lee, P. Cruise, M. Entezari,
K. Muhammad, and D. Leipold, \All-digital PLL and transmitter for mobile phones,"
IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2469{2482, Dec. 2005.
[102] E. Temporiti, C. Weltin-Wu, D. Baldi, M. Cusmai, and F. Svelto, \A 3.5 GHz wide-
band ADPLL with fractional spur suppression through TDC dithering and feedforward
compensation," IEEE J. Solid-State Circuits, vol. 45, no. 12, pp. 2723{2736, Dec. 2010.
[103] W. Bax and M. Copeland, \A GMSK modulator using a  frequency discriminator-
based synthesizer," IEEE J. Solid-State Circuits, vol. 36, no. 8, pp. 1218{1227, Aug.
2001.
[104] C. Venerus and I. Galton, \A TDC-free mostly-digital FDC-PLL frequency synthesizer
with a 2.8-3.5 GHz DCO," IEEE J. Solid-State Circuits, vol. 50, no. 2, pp. 450{463,
Feb. 2015.
[105] C. Weltin-Wu, G. Zhao, and I. Galton, \A 3.5 GHz digital fractional-N PLL frequency
synthesizer based on ring oscillator frequency-to-digital conversion," IEEE J. Solid-
State Circuits, vol. 50, no. 12, pp. 2988{3002, Dec. 2015.
[106] C. Venerus and I. Galton, \Quantization noise cancellation for FDC-based fractional-N
PLLs," IEEE Trans. Circuits Syst. II, vol. 62, no. 12, pp. 1119{1123, Dec. 2015.
[107] I. Galton and G. Zimmerman, \Combined RF phase extraction and digitization," in
Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), vol. 2, May 1993, pp. 1104{1107.
[108] R. Beards and M. Copeland, \An oversampling delta-sigma frequency discriminator,"
IEEE Trans. Circuits Syst. II, vol. 41, no. 1, pp. 26{32, Jan. 1994.
[109] M. Ferriss and M. Flynn, \A 14 mW fractional-N PLL modulator with a digital phase
detector and frequency switching scheme," IEEE J. Solid-State Circuits, vol. 43, no. 11,
pp. 2464{2471, Nov. 2008.
[110] L. Li, M. Flynn, and M. Ferriss, \A 5.8GHz digital arbitrary phase-setting type II PLL
in 65nm CMOS with 2:25 resolution," in Proc. Asian Solid State Circuits Conference
(A-SSCC), 2012, pp. 317{320.
[111] M.-J. Park and J. Kim, \Pseudo-linear analysis of bang-bang controlled timing cir-
cuits," IEEE Trans. Circuits Syst. I, vol. 60, no. 6, pp. 1381{1394, June 2013.
[112] M. Talegaonkar, T. Anand, A. Elkholy, A. Elshazly, R. Nandwana, S. Saxena,
B. Young, W. Choi, and P. Hanumolu, \A 4.4-5.4GHz digital fractional-N PLL using
 frequency-to-digital converter," in Proc. Symposium on VLSI Circuits (VLSIC),
June 2014, pp. 1{2.
[113] M. Perrott, M. Trott, and C. Sodini, \A modeling approach for     fractional-N
frequency synthesizers allowing straightforward noise analysis," IEEE J. Solid-State
Circuits, vol. 37, no. 8, pp. 1028{1038, Aug. 2002.
168
[114] D. Park and S. Cho, \A 14.2 mW 2.55-to-3 GHz cascaded PLL with reference injection
and 800 MHz delta-sigma modulator in 0.13 m CMOS," IEEE J. Solid-State Circuits,
vol. 47, no. 12, pp. 2989{2998, Dec. 2012.
[115] T.-K. Kao, C.-F. Liang, H.-H. Chiu, and M. Ashburn, \A wideband fractional-N ring
PLL with fractional-spur suppression using spectrally shaped segmentation," in IEEE
ISSCC Dig. Tech. Papers, Feb. 2013, pp. 416{417.
[116] D. Schinkel, E. Mensink, E. Klumperink, E. van Tuijl, and B. Nauta, \A double-tail
latch-type voltage sense amplier with 18ps setup+hold time," in IEEE ISSCC Dig.
Tech. Papers, Feb. 2007, pp. 314{315.
[117] R. Nandwana, T. Anand, S. Saxena, S.-J. Kim, M. Talegaonkar, A. Elkholy, W.-S.
Choi, A. Elshazly, and P. Hanumolu, \A calibration-free fractional-N ring PLL using
hybrid phase/current-mode phase interpolation method," IEEE J. Solid-State Circuits,
vol. 50, no. 4, pp. 882{895, April 2015.
169
